

Malla Reddy Engineering College

(AUTONOMOUS)

(An UGC Autonomous Institution approved by AICTE and affiliated to JNTU Hyderabad, Accredited by NAAC with 'A' Grade (II - cycle) NBA Accredited Programmes - UG (CE, EEE, ME, ECE & CSE) PG (CE - Structural Engg., EEE-Electrical Power Systems, ME - Thermal Engg.).

ORDER

Date: 31.03.2015

The ECE UG-Board of Studies for the Academic year 2015-16 have been reconstituted as per the UGC guidelines.

| S. No. | Name of the Member | Designation & Official | Subject | Contact No. | Chahar |
|--------|----------------------|------------------------|----------------------|-------------|--|
| 5.110. | Traine of the Member | Address | Specialization | Contact No. | Status |
| 1 | Dr. S. Sudhakara | Principal & | Mechanical | 9348161125 | Special Invitee |
| | Reddy | Constituted BoS | Engineering | 9346101123 | Special invitee |
| 2 | Dr. M.J.C.Prasad | Chairman- BoS | Digital Signal | 8019914846 | Existing |
| | | Professor & HOD- | Processing | 0017714040 | Member |
| | | ECE | Trocessing | | Wichidel |
| 3 | Dr. B.N.Bandari | Professor ,ECE | Communication | 9441189228 | Nominee of |
| | | Department | Engineering | | JNTUHCEH |
| | | JNTUHCEH | | | THE STITUTE OF THE ST |
| -1 | Dr. N. S. Murthy | Rtd.Professor,ECE | VLSI & Signal | 08702459234 | Existing |
| | | Dept. NIT Warangal | Processing | | Member |
| 5 | Dr. K. Jaya Sankar | Professor & HOD, | Communication | 9440162196 | New Member |
| | | Dept. of ECE, | Engineering | | |
| | | Vasavi Engineering | | * | |
| | | College, Hyderabad | | | |
| 6 | D.Srikanth, | Manager(Technical), | VLSI | 9912333452 | New Member |
| | | Advanced Micro | | | |
| | | Devices(AMD) Ltd, | | | |
| | | Hyderabad & Industry | | | |
| | D. W. G. I | Expert | | | |
| 7 | Dr.Kesavan Gopal | Professor, ECE | VLSI | 9000368726 | New Member |
| | D CVI VV | Department, MREC | | | |
| 8 | Prof.Jakeer Hussain | Assoc. Professor, | Digital Systems | 9866875459 | New Member |
| | | ECE Department, | | | |
| 0 | M. D.A.L. I. D. I. | MREC | | | |
| 9 | Mr. P.Ashok Babu | Assoc. Professor, | Communications & | 9848898290 | Existing |
| | | ECE Department, | Image Processing | | Member |
| 10 | Mrs.P.S.Indrani | MREC | DOGE | | |
| 10 | iviis.P.S.indrani | Assoc. Professor, | DSCE | 9490224344 | Existing |
| | | ECE Department, MREC | | | Member |
| 11 | Mr.B.Srinivas | Assoc. Professor. | Embedded Sydtems | 0066764500 | Т |
| ' ' | an.b.omiiyas | ECE Department, | Embedded Sydlems | 9966764588 | Existing |
| | | MREC | | | Member |
| 12 | Ms.P.Vasanthi | Deputy Engineer, | Microwave & Radar | 09740123084 | Alumni Member |
| | | BEL, Banglore | ivilorowave & ixauai | 09/40123084 | Addinin Member |



Malla Reddy Engineering College (Autonomous) Maisammaguda, Dhulapally, (Post Via Kompally), Sec'bad-500 10°

MALLA REDDY ENGINEERING COLLEGE (Autonomous)

Maisammaguda, Dhulapally (Post via Kompally), Secunderabad-500 100. Department of Electronics and Communication Engineering

14/04/2015

AGENDA

- 1 Finalization of Schema & Syllabus for B.Tech Course for the Academic Year 2015-16
- 2 Finalization of Schema & Syllabus for M.Tech(DSCE), M.Tech(VLSI System Design) and M.Tech(ES) Courses for the Academic Year 2015-16.
- 3 Identification of Examiners and Valuators list.
- 4 Finalization of one common subject for Non ECE Branch Students as Elective.

5 Any other point

Malla Reddy Engineering College Malsammaguda, Dhulapally, Malsammaguda, Sec'bad-500100. (Post Via Kompally), Sec'bad-500100.

BoS Chairman-ECE

Halla Reddy Engineering College (A. Maisammaguda, Dhuapally, Secunderabad-500 100 T.G.

MALLA REDDY ENGINEERING COLLEGE (AUTONOMOUS)

DEPARTMENT OF ELECTRONICS AND COMMUNICATIONS ENGINEERING

The BOS meeting is held on 14/04/2015 and the following members have attended for finalization of Schema and Syllabus for both B.Tech and M.Tech.

| S. No. | Name of the Member | Designation & Official Address | Signature |
|---|------------------------|--|--|
| 1 | Dr. S. Sudhakara Reddy | Principal & Constituted BoS | Aur |
| 2 | Dr. M. Ch. P. Jagdissh | Chairman- BoS Professor & HOD-ECE | |
| 3 | Dr. D. Srinivasa Rao | Professor & BOS Chairman - ECE- JNTUHCEH | W 14/15 |
| 4 | Dr. N. S. Murthy | Dean & Professor of ECE– NIT Warangal | Neither (14) |
| 5 | Mr.K.Srinivasa Raju | CEO,Unistring Tech Solutions(pvt) Ltd, Hyderabad & Industry Expert | (A) |
| 6 | Dr. K. Jaya Sankar | Profesor & Head, Dept. of ECE, Vasavi Engineering College, Hyderabad | B "1414/15 |
| 7 | Dr.Kesavan Gopal | Professor, ECE Department, MREC | Clary dollars |
| 8 | Mr. P.Ashok Babu | Assoc. Professor, ECE Department, MREC | CAN TO THE PROPERTY OF THE PRO |
| 9 | Mrs.P.S.Indrani | Assoc. Professor, ECE Department, MREC | Sale-i |
| 10 | Mr.B.Srinivas | Assoc. Professor, ECE Department, MREC | Q- |
| *************************************** | Ms.P. Vasanthi | MREC Alumni Presently Deputy Engineer, BEL, Banglore | (A) |

College (2) * people of the W * Haring

lead, Department of EUE Islla Reddy Engineering College Maisammaguda, Dhulapally Secunderabad-500 100 T.G

Malla Reddy Engineering College
Maisammaguda, Dhulapally,
Maisammaguda, Sec'bad-500100
(Post Via Kompally), Sec'bad-500100

Malla Reddy Engineering College Malsammaguda, Dhulapally, Post Via Kompally), Sec'bad-500100,

MALLA REDDY ENGINEERING COLLEGE (AUTONOMOUS)

Maisammaguda, Dhulapally, (Post via Kompally), Secunderabad – 500100

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

MINUTES OF BOS MEETING HELD ON 14TH April 2015 IN ECE DEPARTMENT

1. The Structure and Syllabus for B.Tech MR15 batch have been approved with the following suggestions

| | T | | |
|------|-----------|----------------------|---|
| Year | Semester | Name of the Subject | Modifications Suggested |
| II | I | Electronic Circuit | "Small stage amplifiers" topic is added. |
| | | Analysis | |
| II | I | Signal and Systems | Unit-III and Unit –IV are interchanged and the syllabus of |
| | | | "Fourier series" topic is to be reduced. |
| | | | Introduction to Signal Unit is added |
| II | I | Probability Theory | New unit introduced: Unit V- Linear System with random |
| | | And Random | Input. |
| | | Processes | |
| II | I | Basic Simulation lab | Simple circuit simulation experiments using NSPICE are |
| | | | to be introduced. |
| II | II | Pulse and Digital | "RTL, DCTL, DTL" topics are to be removed. |
| | 8 | Circuits | |
| II | II | NW & TL | EMTL subject is divided into two separate subjects |
| | | | namely EM Theory and Networks & transmission Lines. |
| | | | Network Topology from EC is to be included as one Unit |
| | | | Network Functions and Filters & Symmetrical Attenuators |
| | | | from PEE are to be included as Two Units. |
| | | | Two Units from EMTL i.e Transmission Lines are to be included as Two Units. |
| II | II | PDC Lab | New programs are added |
| 11 | 11 | TDC Lab | 1 HDL Code to Realize all the logic gates |
| | rat or | | 2 Design of 2 to 4 Decoder |
| | | | 3 Design of 8 to 1 multiplexer & 1*8 Demultiplexer |
| | | | 4 Design of flip flops: SR,D,JK,T |
| II | II | EM Theory | Three Units from EMTL are to be arranged as Five Units |
| 11 | 11 | Livi Theory | in EM Theory. |
| III | I | LICA | LDICA Subject is divided into two separate subjects |
| 111 | 1 | LICA | namely LICA and DICA. |
| III | I | DICA | The concepts of verilog in DDUV are to be added. |
| 111 | | DICA | Basics of FPGA's are to be added in DICA. |
| III | II | Digital Signal | |
| 111 | 11 | Processors Signal | DSP Processor topic is added in V Unit |
| IV | I | DIP | DID is to be replaced by Digital Ive a XXII |
| 1 4 | 1 | DII | DIP is to be replaced by Digital Image & Video |
| | | | Processing in Elective-I. |

Principal

Talla Reddy Engineering College

Maisammaguda, Dhulapally,

Maisammaguda, Sec'bad-500100,

St Via Kompally), Sec'bad-500100.

lead, Department of ECE.
lalla Reddy Engineering College (*
Maisammaguda, Dhulapally,
Secunderabad-500100,T.G.

" 网络维拉林

| IV | I | CTT | TVE is to be replaced by CTT in Elective-II. | |
|----|------|-----------------|---|--|
| IV | II | Speech Signal | ANN subject is to be replaced by Speech Signal | |
| | | Processing. | Processing in Elective-III | |
| IV | II | Ad-Hoc Wireless | Instead of Multimedia and Signal Coding subject | |
| | - 15 | Sensor Networks | Ad-Hoc Wireless Sensor Networks is to be added in | |
| | | * 1 | Elective-I | |

2. The structure and syllabus for M. Tech DSCE, M.Tech VLSI System Design & M.Tech ES have been approved with few modifications as follows.

The syllabus for M. Tech subject "VLSI Technology and Design" is modified.

3. After formulation of scheme of Instructions, the BOS members reviewed and approved new courses for **B.Tech ECE**

The following subjects are introduced for the academic year 2015-16 (MR15).

Elementary Calculus and Transforms

Special Functions and Complex Analysis

Microprocessor and Interfacing

Technical Communication and Presentation Skills

Microprocessor and Interfacing Lab

Technical Communication and Presentation Skills Lab

Engineering Economics And Accountancy

Engineering Economics and Accountancy

Microcontrollers and Embedded Systems

Microcontrollers Lab

Soft Skills

Advanced Microcontrollers

Hardware Software Co-Design

Advanced Digital Signal Processing

Introduction to Nano Science and Nano Technology

Design For Testability

Digital Signal Processors and Architectures

Low Power VLSI Design

Entrepreneurship Skills

Foreign Language /Fine Arts

- 4 .Open elective subject "Principles of Communication Engineering" is introduced for non ECE branch Students.
- 5 After formulation of scheme of Instructions, the BOS members reviewed and approved new courses for M.Tech DSCE

The following subjects are introduced for the academic year 2015-16 (MR15)

Principal
Princi

Maisammaguda, Dhulapally Secunderabad-500100 T.G. Hardware and Software Co-Design

Design Of Fault Tolerant System

Nano Electronics

Real Time Operating Systems

Device Modeling

Software Define Radio

Ad Hoc Wireless Networks

Scripting Language

6 After formulation of scheme of Instructions, the BOS members reviewed and approved new courses for M.Tech VLSI System Design

The following subjects are introduced for the academic year 2015-16 (MR15)

Hardware Description Language

Algorithm for VLSI Design Automation

Embedded system Design

Soft Computing Techniques

Image and Video Processing

Coding Theory and Techniques

VLSI and DSP Architecture

Full Custom IC Design

Software Defined Radio

Ad Hoc Wireless Network

7 After formulation of scheme of Instructions, the BOS members reviewed and approved new courses for M.Tech ES

The following subjects are introduced for the academic year 2015-16 (MR15)

ARM Architecture

Digital System Design

Valia Reddy Engineering College
Malsammaguda, Dhulapally,
St Via Kompally), Sec'bad-500100

Alla Reddy Engineering College (A)
Maisammaguda, Dhuapally
Secunderabad-500 100 T.G.

Design for Testability

TCP/IP Networks

Coding Theory and Techniques

CPLD and FPGA Architecture and Applications

Wireless Communication and Networks

Scripting Language

Device Modeling

Chairman-BOS

Professor & HOD-ECE

Head, Department of ECE.

Halla Reddy Engineering College (A)

Maisammaguda, Dhulapally

Secunderabad-500100 T.G.

Principal
Principal
Malla Reddy Engineering College
Malsammaguda, Dhulapally,
Malsammaguda, Sec'bad-500100.