Indian Journal of Natural Sciences www.tnsroindia.org.in ©IJONS

Vol.12 / Issue 68 / October / 2021 *International Bimonthly (Print)* *ISSN: 0976 – 0997*

RESEARCH ARTICLE

Design of Multilevel Inverter with Two DC Sources

M.Kondalu[1] , K.Prasad Rao[1] and Vishnu Vardhan[2]*

[1]Department of Electrical and Electronics Engineering, Malla Reddy Engineering College, Maisammaguda, Secunderabad-500 100, Telangana, India.
[2]PG Scholar, Department of Electrical and Electronics Engineering, Malla Reddy Engineering College, Maisammaguda, Secunderabad-500 100, Telangana, India.

Received: 12 July 2021 Revised: 27 July 2021 Accepted: 19 August 2021

***Address for Correspondence**
Vishnu Vardhan
PG Scholar,
Department of Electrical and Electronics Engineering,
Malla Reddy Engineering College,
Maisammaguda, Secunderabad-500 100, Telangana, India
Email: mvishnuvardhan333@gmail.com

ABSTRACT

Paper presented one 13-level diode clipped staggered inverter (k-type) with dc sources. The planned staggered is planned dependent on two consecutive T-Type modules for certain changes up them. The component is K Type. The setup of K-type gives two additional direct current joins in capacitors to accomplish extra level toward make the waveform. The component requirements lesser segments together with two Direct current sources, two capacitors, 14 semiconductors. It very well may be utilized in power applications with various DC sources). It tends to be effortlessly planned in two methodologies in course plans to shape high voltage yields with low weight on semiconductors and bringing down the quantity of gadgets. This capacity can be utilized in some extraordinary applications, for example, sun powered ranch alongside a ton of DC sources. DC sources can be special voltage amplitudes. The ordinary techniques, it very well may be viewed as one inverter for every DC assets and fix the yield voltage a similar sufficiency. It expands intricacy and misfortunes from this perspective, however in diode clasped staggered inverters, it is feasible to consolidate some DC assets together and produce a one of a kind AC yield. It decreases the quantity of isolated inverter, misfortunes segments and so on Recreations are execute in MATLAB/Simulink and a model is carried out in the force hardware research facility which the reproduction.

Keywords: asymmetric, staggered inverter, power gadgets, capacitors, self-charging, level control exchanging.

INTRODUCTION

Multilevel inverters (MLIs) contain giving the solid and great voltage source converters to combine the direct current power frameworks to the alternative power frameworks. MLIs with various course of action are one of the fascinating gadgets with regards to control hardware. The nature of intend spreads them like a reach application in power framework. The capacities of MLIs in medium/high force application against two levels inverters compose them driving converter inside photovoltaic frameworks [1], HVDC used for transmission line, wind turbine [2], dynamic force filer drives frameworks, electrical vehicle and force lattice, Multilevel inverter contain elevated goal on the yield voltage and low symphonious parts due to a high number of yield level. They include little weight going on switches, particularity because of course association capacity. MLIs are brought into Flying Capacitor (FC) Neutral Point Clamped (NPC), Cascade H-connect (CHB) [3]. Lopsided DC connections and high weight on switches are the drawbacks of Neutral Point Clamped and Flying Capacitor which are including tremendous capacitors. In this way, CHB types are engaged by decreased numbers and scientists, of parts are focused on in the setup of CHB topologies [4]. This sort of geographies are equivalent from various kinds of viewpoints like the quantity of levels, the quantity of semiconductors, the quantity of DC sources, complete standing voltage the inborn making of negative levels and so on some surveying reads are introduced in for last decade topologies[5]. A direct current basis produced one of the level with two switches inside and make one module mutually. The module was associated in series with to make parcel of levels. All levels are positive and it needs an extra circuit to make negative levels. H-connect is extra to the series modules in for flight of stairs sinusoidal waveform. The semiconductors in H-connect circuits which make negative voltage levels endure far above the ground exchanging pressure. By and large, staggered inverters orchestrate various associations of semiconductor changes to combine a few low voltage steps to frame a yield waveform [6]. Utilizing lower parts to deliver more noteworthy yield voltage levels are one of the significant issues of multilevel inverters. Staggered inverters with inconsistent DC joins present another sort of design which diminished the quantity of parts alongside more noteworthy yield voltage levels. Modules are planned dependent on adding or taking away of DC joins by power hardware semiconductors [6]. A different side, the weight on switches can be there thinking about in topsy-turvy staggered inverters because of various DC interface. The weight on switches is presented with complete standing voltage which is an absolute high voltage of each switch off mode [7]. Present intersection switches for inverse extremity of DC source to produce undeniable levels and isolating of weight on switches. H-connect with various degree of DC joins is introduced during more elevated levels in this geographies are alongside weight on switches needs higher rate semiconductor [8]. Cross breed type geographies are proposed as another sort of staggered inverters in presented modules with low semiconductors with intrinsic negative levels dependent on the accomplishing of questionable levels from four direct current sources [9,10].

Existing System

Multilevel converters (MLI) are brought into Neutral Point Clamped Flying Capacitor Cascade H-connect. Unequal DC connections and elevated weight going on switches be the hindrances of NPC and FC which are including enormous capacitors. Consequently, CHB types are engaged by analysts, and diminished quantities of parts are designated in the setup of CHB geographies.

- Extended H-connect with various measures of DC joins is introduced. More elevated levels in these geographies are alongside weight going on switches that needs elevated rate semiconductor
- Hybrid type geographies are proposed as another kind of MLIs modules with semiconductors with inborn negative levels dependent of complishing of greatest levels from four DC sources.
- More yield voltage levels can be accomplished with a similar DC sources. Upgraded the design of capacitors near eliminate some DC sources. Utilize a solitary source to create yield levels, albeit the quantity of semiconductors has been expanded and charging/releasing of capacitors and switches driving become confounded. Some different geographies are proposed with blended DC sources and capacitors as the step measured designs, despite the fact that H-connect are useful in the circuits.

Proposed Module

This paper gives a course of action of semiconductor blended DC sources and capacitors as direct current connects toward accomplish most extreme voltage levels as of DC sources which further develop monetary execution cost and force superiority. This module utilizes only two inconsistent DC sources with the measure of 1VDC, 2VDC to produce 13 yield voltage levels. Then again, a halter kilter staggered module is acquainted with produces 6 +ve levels, 6 -ve levels and nothing level (absolutely 13 levels) with no added circuit to make negative voltage levels. 14 force gadgets switches and two capacitors are executed in the proposed module. The module can be associated in series as course association effectively to deliver more and higher yield voltage levels. Fig.1 shows an overall calculated chart of staggered inverters. An appropriate planning of force converter can accomplish greatest yield levels from two DC sources. It is feasible to utilize capacitors to make some additional DC connects to get a larger number of levels than the assumption. In this sort of arrangement, the charge way of capacitors ought to be given notwithstanding the yield levels ways. It is fascinating to don't utilizing an extra circuit of charging of capacitors. At that point a savvy planning for the staggered inverter is introduced as follow:

Module Configuration

There be two DC sources by various sums as 1VDC and 2VDC. Utilizing inconsistent DC hotspots for uneven staggered inverters items diverse amount of yield voltage levels in less semiconductors and low consonant parts too. It very well may be smarter to make two additional DC joins with capacitors. It gives four DC joins, completely. Fig.2 presents the proposed module with another part game plan including 14 switches (8 unidirectional switches and 3 bidirectional switches), 14 diodes and 2 inconsistent DC source and 2 capacitors. This design creates six positive levels, six negative levels and zero level (13 levels completely). The state of proposed geography is like Kite and it is named "K-Type" (Kite Type). The fundamental idea of this circuit is making various ways from various sides of a DC connect to be associated with other DC connects to create negative levels to eliminate H-connect. It is recognizable that DC source with 1VDC accuses capacitor of 1VDC, and DC source with 2VDC accuses the capacitor of 2VDC with no extra circuit. Fig.2 and Fig 3.The Mat lab circuit diagram of open loop k type inverter. The planning of the module and their exchanging ways are chosen sagaciously so that There are no sure post of DC joins on the anode side of diode to lead. Likewise, Fig4: The wave form Output current and voltage waveform of open loop K-type inverter.In this manner, diodes extremity and bidirectional switches ensure for stifling of switches that short circuiting will be not happened in the module. Fig5: The wave form Output current and voltage waveform of closed loop K-type inverter and Fig6: The wave form Output current and voltage waveform of closed loop K-type inverter . Fig 7.The Mat lab circuit diagram of closed loop control circuit and Fig 8:The output waveform of 13-level Multilevel inverter**.**

CONCLUSION

Paper presents another reconfiguration module for topsy-turvy staggered inverters within which is capacitors are utilized as direct current connects to make the levels for flight of stairs waveforms. This arrangement of staggered converter makes a decrease in DC sources. Then again, the feasible to produce 13 levels with lower DC sources. The proposed module of staggered inverter creates 13 levels of two inconsistent DC sources (2VDC and 1VDC). It likewise includes two on expenses capacitors and 14 semiconductor switches. The capacitor is self-charging with no additional circuit. The lower number of segments makes it attractive to use in large scope of utilizations. The module is schematized as two consecutive T-type inverters and different changes up it. Likewise, it tends to be there associated with courses particular which lead to a secluded geography with additional voltage levels at higher voltages. The proposed module makes the inborn formation of the negative voltage levels with no extra circuit, (for example, H-connect circuit). Closest level control exchanging tweak (NLC) conspire is applied to accomplish great sinusoidal yield voltage.

REFERENCES

1. Essakiappan, S.; Krishnamoorthy, H.S.; Enjeti, P.; Balog, R.S.; Ahmed, S., "Multilevel Medium-Frequency Link Inverter for Utility Scale Photovoltaic Integration," in Power Electronics, IEEE Transactions on , vol.30, no.7, pp.3674-3684, July 2015
2. A. Nami, J. Liang, F. Dijkhuizen and G. D. Demetriades, "Modular Multilevel Converters for HVDC Applications: Review on Converter Cells and Functionalities," in *IEEE Transactions on Power Electronics*, vol. 30, no. 1, pp.18-36, Jan. 2015.
3. I. A. Gowaid, G. P. Adam, A. M. Massoud, S. Ahmed and B. W. Williams, "Hybrid and Modular Multilevel Converter Designs for Isolated HVDC–DC Converters," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 6, no.1, pp. 188-202, March 2018.
4. Xibo Yuan, "A Set of Multilevel Modular Medium-Voltage High Power Converters for 10-MW Wind Turbines," in Sustainable Energy, IEEE Transactionson , vol.5, no.2, pp.524-534, April 2014
5. Gupta, K.K.; Ranjan, A.; Bhatnagar, P.; Sahu, L.K.; Jain, S., "Multilevel Inverter Topologies With Reduced Device Count: A Review," in Power Electronics, IEEE Transactions on , vol.31, no.1, pp.135-151, Jan. 2016
6. S. Debnath, J. Qin, B. Bahrani, M. Saeedifard and P. Barbosa, "Operation, Control, and Applications of the Modular Multilevel Converter: A Review," in *IEEE Transactions on Power Electronics*, vol. 30, no. 1, pp. 37-53, Jan. 2015.
7. J. Venkataramanaiah, Y. Suresh, Anup Kumar Panda," A review on symmetric, asymmetric, hybrid and single DC sources based multilevel inverter topologies," Renewable and Sustainable Energy Reviews, Volume 76, Pages 788-812, 2017
8. E. Babaei and S. H. Hosseini, "New cascaded multilevel inverter topology with minimum number of switches," Elsevier J. Energy Convers. Manage, vol. 50, no. 11, pp. 2761–2767, Nov. 2009.
9. Babaei, E. Kangarlu, M.F. ; Sabahi, M. "Extended multilevel converters: an attempt to reduce the number of independent DC voltage sources in cascaded multilevel converters" IET Power Electronics, Volume 7, Issue 1, January 2014, p. 157 – 166
10. K.K. Gupta and S. Jain, "Topology for multilevel inverters to attain maximum number of levels from given DC sources" IET Power Electronics, Volume 5, Issue 4, April 2012, p. 435 – 446.



Fig 1: The general conceptual asymmetric MLIs with capacitors



Fig 2: The proposed module of multilevel inverter



Fig 3: The Mat lab circuit diagram of open loop k type inverter



Fig 4: The wave form Output current and voltage waveform of open loop K-type inverter



Fig 5: The Mat lab circuit diagram of closed loop k type inverter



Fig 6: The wave form Output current and voltage waveform of closed loop K-type inverter



Fig 7: The Mat lab circuit diagram of closed loop control circuit



Fig 8: The output waveform of 13-level Multilevel inverter