Vol.12 / Issue 69 / December / 2021



ISSN: 0976 – 0997

RESEARCH ARTICLE

www.tnsroindia.org.in ©IJONS

Transformerless Inverter Designed for Solar PV Applications

M.Kodalu¹ and D.Bharath^{2*}

¹Department of EEE, Malla Reddy Engineering College, Maisammaguda, Hyderabad, India. ²PG Scholar, Department of EEE, Malla Reddy Engineering College, Maisammaguda, Hyderabad, India.

Received: 19 July 2021

Revised: 22 Aug 2021

Accepted: 21 Oct 2021

*Address for Correspondence

D.Bharath PG Scholar, Department of EEE, Malla Reddy Engineering College, Maisammaguda, Hyderabad, India. Email: bharathd956@gmail.com

This is an Open Access Journal / article distributed under the terms of the **Creative Commons Attribution License** (CC BY-NC-ND 3.0) which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. All rights reserved.

ABSTRACT

This paper presents relations of single phase transformer less inverter designed used for solar PV application. The different kind of inverter unit comprises and accomplished of justifying the current leakage with have constant grid frequency voltage on PV parasitic capacitor in spite of allowing for switch terminal capacitances. A typical feature of the proposed designed inverter be with the intention of DC bus consumption, symmetrical action and steady Total common-Mode-Voltage (TCMV) are achieve simultaneously. The alternate of the planned inverter relations is considered briefly. The control approach used for the gate pulses utilizes valid function. Switching purpose based TCMV study, SC proposes with loss study be offered. Simulation outcome of H8 alternate be presented. Planned topology is in addition comparing with the presented five-level transformerless inverters toward establishing its different advantages. MATLAB/Simulink and a model is carried out in the force hardware research facility which the reproduction.

Keywords : Multilevel inverter, Transformer Less Inverter, Switched-Capacitor (SC), Total common mode voltage

INTRODUCTION

Transformers less design are used now a day's many applications, mainly used in solar PV application. This inverted used for the reason that removal of transformer, which be huge element, lead to decrease of the range of mass, and rate of the classification. Additionally structure efficiency improves at the same time; this design is important quantity of copper and iron losses [1-3]. Still, the presence of transformer imply present be no galvanic isolation connecting the basis and the load, which results in a bulky leak current to surge in the scheme [4]. This deteriorate the classification performance, power value and in addition compromise protection [5-7]. In Figure-1, the time reliable voltage to appear across the PV scrounging capacitance (*CPV*), Since the inverter switching performance [8], outcome





www.tnsroindia.org.in ©IJONS

Vol.12 / Issue 69 / December / 2021

International Bimonthly (Print)

ISSN: 0976 – 0997

Kodalu and Bharath

into current leakage. Several researchers contain address the problem of leakage current by means of an ample choice of technique. However, all these technique turn around building TCMV constant or remove/ attenuating the large frequency ripple component of TCMV. In this, a number of transformers less MLI topologies are planned to design by means of the matter of TCMV. In [9], and flying- capacitor base topologies be well recognized into which the time unstable TCMV is maintain steady through clamp to partly the enter voltage. However the problem of the topologies is half utilization of DC bus. Proposed model of Different Modules, This problem is stylishly address in adopt a only one of its kind result in crate of the topologies planned in in Fig. 1.

PROPOSED MODULE

The common configuration of the planned TSC5LI, it includes switched capacitor (SC)block; a usual H bridge and an possible four quadrant switch (4QS) [10-11]. The proposed design of the SC block, pass on toward to SCB-I and SCB-II. Based the condition of reactive power potential, single of these SC blocks be capable of the preferred. Using SCB-I, the model, is activated to feed reactive power to the load, which is especially critical as for each the recent worldwide values [12]. In the design, two of the switches of the SCB-I can survive replace with diodes to attain SCB-II building block which is unable of feed reactive power. In Figure 2, on the other hand H8-variant is analyzed and discussed. Further models are not incorporated. The H8 variant is accomplished of feed power switches, reactive power by means of minimum number of switches The H8 variant consists of eight controlled one diode, and two capacitors. H8 variant have two various methods to produce zero output voltage. All through positive voltage, half cycle mode 3a is use to obtain zero output voltage and mode-4a is used during the negative.

SIMULATIONS RESULTS

Fig 3. The Mat lab circuit diagram sub system of switching pattern. Fig 4: Output current waveform of switches. Fig 5. The Mat lab circuit diagram sub system of switching pattern. Fig 6; Output current waveform of power switches and Simulation parameter of the proposed system as shown in the figures below.

CONCLUSION

The transformer less inverter design is proposed in this paper for the solar PV applications. The future different converters can be used to improve the performance, depend on the arrangement of the switched capacitor building block and possible four quadrant switch. The variant of the planned is calculated generally with involved TCMV study in conditions of switching function. It is exposed that the far above the ground frequency ripple from TCMV is eliminate level behind in view of the switch incurable capacitances, which outcome in slight leakage current. The present design cannot be completed to achieve optimum solutions and future many methods can be implemented to improve the performance of the proposed methods. MATLAB/Simulink and a model is carried out in the force hardware research facility concluded and analyzed.

REFERENCES

- 1. M. Meinhardt and G. Cramer, "Past, present and future of grid connected photovoltaic- and hybrid-powersystems," *IEEE Power Engineering Society Summer Meeting*, Seattle, WA, 2000, vol. 2., pp. 1283-1288, Jul. 2000.
- 2. B. Kjaer, J. K. Pedersen and F. Blaabjerg, "A review of single-phase grid-connected inverters for photovoltaic modules," *IEEE Transactionson Industry Applications*, vol. 41, no. 5, pp. 1292-1306, Sep.-Oct. 2005.
- 3. L. Zhou, F. Gao and T. Xu, "Implementation of Active NPC Circuits in Transformer-Less Single-Phase Inverter With Low Leakage Current," *IEEE Transactions on Industry Applications*, vol. 53, no. 6, pp. 5658- 5667, Nov.-Dec. 2017.
- 4. D. Barater, C. Concari, G. Buticchi, E. Gurpinar, D. De and A. Castellazzi, "Performance Evaluation of a Three-



37611



www.tnsroindia.org.in ©IJONS

Vol.12 / Issue 69 / December / 2021

International Bimonthly (Print)

ISSN: 0976 – 0997


Kodalu and Bharath

Level ANPC Photovoltaic Grid-Connected Inverter With 650-V SiC Devices and Optimized PWM," *IEEE Transactions on Industry Applications*, vol. 52, no. 3, pp. 2475-2485, May-June 2016.

- 5. A. Nabae, I. Takahashi and H. Akagi, "A New Neutral-Point-Clamped PWM Inverter," *IEEE Transactions on Industry Applications*, vol. IA- 17, no. 5, pp. 518-523, Sep. 1981.
- 6. Q. A. Le and D. C. Lee, "Reduction of Common-Mode Voltages for Five-Level Active NPC Inverters by the Space-Vector Modulation Technique," *IEEE Transactions on Industry Applications*, vol. 53, no. 2, pp. 1289-1299, Mar.-Apr. 2017.
- 7. V. Sonti, S. Jain and S. Bhattacharya, "Analysis of the Modulation Strategy for the Minimization of the Leakage Current in the PV Grid- Connected Cascaded Multilevel Inverter," *IEEE Transactions on Power Electronics*, vol. 32, no. 2, pp. 1156-1169, Feb. 2017.
- 8. S. Jain and V. Sonti, "A Highly Efficient and Reliable Inverter Configuration Based Cascaded Multilevel Inverter for PV Systems," *IEEE Transactions on Industrial Electronics*, vol. 64, no. 4, pp. 2865-2875, Apr. 2017.
- 9. A. Hota, S. Jain and V. Agarwal, "A Modified T-Structured Three- Level Inverter Configuration Optimized With Respect to PWM Strategy Used for Common-Mode Voltage Elimination," *IEEE Transactions on Industry Applications*, vol. 53, no. 5, pp. 4779-4787, Sep.-Oct. 2017.
- 10. M. Rajeev and V. Agarwal, "Single Phase Current Source Inverter With Multiloop Control for Transformerless Grid–PV Interface," *IEEE Transactions on Industry Applications*, vol. 54, no. 3, pp. 2416-2424, May-June 2018.
- 11. Ó. López et al., "Eliminating Ground Current in a Transformerless Photovoltaic Application," *IEEE Transactions on Energy Conversion*, vol. 25, no. 1, pp. 140-147, Mar. 2010.
- 12. G. V. Bharath, A. Hota and V. Agarwal, "A novel switched-capacitor based single-phase five-level transformerless inverter," 2018 International Conference on Power, Instrumentation, Control and Computing (PICC), Thrissur, 2018, pp. 1-6.

Table: 1 Simulation parameter of the proposed system

S.No	Simulation parameters	Symbol	values
1	Voltage source	Vdc	100
2	Capacitance	С	200mF
3	Inductance	L	1200mH
4	Load resistance	R	1Ω
5	Frequency	f	50Hz







www.tnsroindia.org.in ©IJONS

Vol.12 / Issue 69 / December / 2021

International Bimonthly (Print)

ISSN: 0976 – 0997

