LDICA [Lineage and Digital Portegorated ciacuit

-Applications).

Hodule 1: Integrated cincuits and openational Amplifiers

* Integrated cigratit [IC]: - Integrated circuit where all compon -ents like active and passive components are fabricated

on a single chip of silicon (si).

* All the active elements like transister and diode and Passive elemente like Resistor, Inductor, capacitor are tabricated on a single piece of semiconductor material (si).

* Advantages of 2c Technology:

- · Hiniaturization and (or) small in size and hence increase the equipment density.
- · Low cost due to batch processing.
- · Improved system reliability due to the elimination of soldered joints.
- . Better functional performance.
- · Matched devices.
 - . Increased operating speeds.
 - · Low supply voltages.

 - . Less weight [weight of Re much less compared to descrete ciacuit consisting of same number of components.

* classifications of 715:

Integrated circuits offer a wide grange as applications and are broadly classified as.

- · Linear Dis
- · Digital Ris
- · Linear Dis: Linear Dis accepts analog input and delivers analog output
- · The gelationship between the input and output of a circuit is linear.

Ex:- operational amplifier Cop-amp].

- · Timer 2c 555
- · Phase locked loop Ic 565.
- · Voltage Regulator 2c 423.
- . Waveform generator Pc [8038].
- * Digital Dis: The circuit is either in off-state and not in between the two.
 - · Digital Ic's accepts input in two discrete voltages. levels: logic o (Zero) or logic 1 [+5v]. The output is also discrete in two specific voltage levels only.

i-e Zero (0) & one (1)

. Hence noise immunity is better in digital circuits compared to analog circuits

Ez:- Logic gates 7400, 7404 Multiplexers

Hicroprocessor 8085, 8086, 80486.

· Based on technology used. Pes are classified as.

i, Monolithic Ic's

iii thin and thick Irlm De's.

iii, Hybrid Das.

· Monolithic Ris:

The word monolithic comes from the Greek word 'monos' and 'lithos' which means 'single' and 'stone'. . The monolithic De's grefer to a single stone or a single crystal.

· The single crystal refers to a single silicon strickip as the semiconductor material on top of which all the passive and active components are interconnected.

· Monolithic Ics are considered as the best mode of Hanufacturing Ics as:

1. It can be made identical.

2. High neliability.

3. Hanufactured in bulk in very less time

4. low cost.

+ limitations:

· Low power nating.

· cannot be used for high power applications as it can't have power nating of more than Iw.

· The isolation beliveen the components within the integrated circuit is poon.

. The passive components within the Ic will have small value and an external connection is required from the Ic pins to obtain high values.

* Thin and Thick film Ic :-

· These Des are larger than monolithic Des and Smaller than discrete exti.

. It can be used in high power applications.

· Diodes and transistors if required can be extremally connected on to its corresponding pins.

* Hybrid Pis :-

· The circuit is fabricated by interconnecting a number of individual chips.

· Used for high power audio amplifier applications.

· In Hybrid Res separate components are attached to ceramic substrate and interconnected by means of either metallisation pattern or wire bonds. This either metallisation pattern or wire bonds. This technology is adaptable to small quantity custom circuits.

· Based on active devices used Monolithic Pc's are further classified as bipolar Pc's and unipolar Tc's.

Antegrated circuits

Honolithic circuits

Hybrid circuits

Bipolar

Unipolar

P.N Junction Dielectric Mosfet Jfet.

Psolation Isolation classification of Icis.

* Ic size and cincuit complexity: * The invention of the transister in 1947 by william B. Shockley, watter H. brattain and John Bardeen of Bell laboraties was followed by invention of Ic. * The concept of Ic was introduced at beginning of 1960 by with Texas Instruments and Sairchild * The first Integrated circuit has only a few devices, Semiconductors. Perhaps as many as ten diodes, transistors, Resistors and capacitors making it possible to fabricate one or more logic gates on a single chip. * As an increasing the number of components log transistor Per integrated circuit the technology was developed as · Invention of 1947 Transistor (Ge) 1955-1959 · Development of Silicon transistor Junction transistor diode 1959 · silicon plana91 3 to 30 gates chip approx. or Technology 1960-1965 . first Ics, small 100 transistors Ichip [logic gate, scale Integration [35] flip-flops] 30 to 300 gates chip or 100 1965-1970. · Medium scale to 1000 transistor 1 chip Integration [MS] (Counters, Multiplezers, Adders] 300 to 3000 gates Ichip or · large scale Integra 1970-1980 1000-20,000 transistors | chip -tion [LSI] 18 bit microprocessors, ROH, RAM

1980-1990 More than 3000 gates chip or · very Large Scale Integration 20,000 - 1,00,00,00 transistors / chip (16 and 32 bit micropiol. [VIST] -essors) 1990-2000 106-10 transistors / chip · Ultra large [special processors, Virtual scale Integration reality) machines, smart sensors (01557 · Giant-scale > 10+ transistors | chip. Embedded systems, systems Integration (GSI)

* Linear integrated cincuits are being used in a number of electronic applications such as fields like audio, Radio

communication, medical electronics, etc. * An important linear 2c is operational amplifier.

* operational Amplifier: - [Abbreviated as op-Amp].

operational Amplifiers used to perform several applications like adder, subtractor, multip differentiator

and integrator.

· op-Amp is a directly coupled high gain Ic amplifies with two high impedance input terminals and one low output impedance. The op-amp consists of a differential amplifies input stage and an Emitter follower output

· An operational amplifier available as a single

integrated circuit package.

. It can be used to amplify dc as well as ac input signals and was originally designed for computing such as operational or mathematical operations like addition, subtraction, Multiplication, differentation and integration.

ewith the addition of suitable external feedback components the op-amp can be used for a variety of applications such as ac and de signal amplifications, active filters, oscillators, comparators, regulators etc.

op-Amp

General purpose op-Amps

They can be used for a variety
of applications such as

They can be used for a variety
of applications such as

Differentiator

Burning Amp and others

Ex: widely used general purpose
op-amp is 741.

Special purpose op-amps.

They are used only for
the specific applications

Ex: LM 380 op-Amp is
used only for audio
power applications.

* Schematic symbol of Ic 141:
2 Investing input.

V1 - 2 - 4 + vo output terminal

Non Inverting
input.

-VEE [-ve supply voltage terminal]


* The positive input is the non-inverting input. An ac signal [lor) de voltage] applied to this input produces an inphase [or same polarity] signal at the output.


The negative input is the inverting input An ac signal [or de voltage] applied to this input produces out-of-phase [or opposite polarity] signal at the output.

Noltage at the non inverting Input [volt]

Noltage at the Inverting Input [volt]

No - output vollage [volls] A - large signal vollage gain * PIN Diagram of To 741





* features of 741 op. Amp:

· Short circuit and overload protection provided.

· large common mode rejection ratio [CMHR] and différential vollage ganges.

Ideally CMMR is indinity

. No external frequency compensation is required. It also does not need any external compensation for phase component. This simplifies the circuit design and minimizes the number of components

· off set voltage null capability.

. No latch-up problem

· low power consumption.

* 2 dentification code :-

1. Fair child - MA, MAF.

2. National semiconductor. LM, U, 3H

3. Motorola - MC

4. NEISE, NIS - signetics

5. Burr - Brown BB

6. Texas Instruments

7. RCA CA, CD

8. Intersil ZCA.

* Packages :-

. There are three popular packages available.

* Metal can (To) package.


* Dual-in-line package [DIP].


* Flat package, (ceramic)

· The op-amp packages may consists of single, two [dual] and four [Quard] op-Amps. Typically packages have 8 terminals [DIP] (or) 10 terminals [flat packs] and 14 terminals Dull-in line

[DIP]


Top-5-style package Tab locates Pin 8








plastic Package

, b) 8-Pin Hini DIP.









, c, 14-lead dual-in-line Package (d) 10-lead flat Pack.

* The flat pack comes with 8, 10,14 or 16 leads. These leads accommatate the power supplies, Inputs, outputs and several special connections required to complete the circuit.

In metal can the chip is encapsulated in a metal or plastic case the transistor pack is available with 3,5,8, 10 ion 12 pins the power amplifier or audio power amplifiers are usually available in 5-pin package.

* The metal can package is best suited for power Amplifiers because metal is Agood heat conductor and consequently has better dissipation capability than the

Ilat pack or Dual-in-line package. Host of general purpose op-amps come in 8, 10 or 12 pin package

* In the dual in line package [DIP] the chip is mounted inside a plastic or Ceramic Case.

* The DIP is most widely used package type because it can be mounted easily. The 8-pin DIP packages are referred to as mini DIPS. DIPS are also available with 12, 14, 16 and 20 pins.

* As the density of components Integrated on the same chip increases the number of pins also goes up.

* In plat pack the chip is enclosed in a rectangular ceramic case with terminal leads extending through the sides and ends.

* Temperature Ranges:-

Ic's are manufactured in three standard temperature manges.

c: commerial o'c to 70°c

2: Industrial -25°c to +85°c

M: Military -55°c to +125°c.


* The very commonly used general purpose op-Amp is 2c 741.

* power supply connections:

The v+ and v- power supply terminals are connected to two dc vollage sources.

* The Vt pin connected to positive terminal of one Source of V pin connected to negative terminal of other source where two source are 15V batteries each.

power supply voltage singes from ± 5v to ± 22v. The common terminal of V+ and V- source connected to ground, otherwise twice the supply voltage gets applied and damage the op-Amp.



Ic will not function properly is power supply connections are not given.

* Advantage of OP-Amp over transistor Amplifier

- · Low Power consumption
- · Low cost
- · More compact [22 is small or tiny]
- . More geliable.
- · Higher gain can be obtained.
- · Easy design [It to design inverting complifier only two resistors will be connected. J.
- * op-Amp is a very high gain amplifier fabricated on
- * Combination of many transistors, fers, resistors in a pin head space.
- * Applications !-
- · Audio Amplifier.
- · signal Generator.
- · signal fillers
- · Biomedical Instrumentation.


Etc.


* Ideal Op-Amp:-

+ The Op-Amp has two input terminals and one output terminal.

* The '- & + ane the inverting and non inverting input terminals nespectively.

V=0 Vo=V, [an phase]





Equivalent circuit of op-AMP.

* Characteristics of Ideal op-Amp:

* open loop vollage gain is infinity AoL=10.

open loop due to no feedback and vollage gain is infinite because $V_1 = V_2 = 0$.

· But practically the vollage gain is very high.

[i.e 2, 50,000].

* Infinite input impedance Ri=00.

· [No current flows into input].

. To avoid loading effect on preceding stages.

· But in practical Ri is 1012 st for fet input op-Amps.

* Zero output impedance Ro=0.

[To connect infinite loads]

. Practically current is maximum.

* The op-amp output will do whatever it can

[within its limitation] to make the voltage difference between the two [$Vd = V_1 - V_2 = 0$]. 3eto.

* Infinite Bandwidth Bw= or Callows Imin to Imax

* Indinite common mode Rejection Ratio CHMR=00.


* Indinite slew gate.

* A physical amplifier is not an ideal one. The op-Amp is a voltage controlled voltage source and AoLVd is an equivalent Thevenin voltage source and Ro is the Thevenin equivalent Resistance.

* The gain is infinite, the output voltage is vo is either at its positive saturation voltage (+vsat) or negative Saturation voltage (-vsat) as v, >v, vesp.

* One of the two possible output states that is that only.

* This has a limited applications Such as voltage comparator, Zero crossing detector etc.



· An ideal op-amp draws no current into both the input terminals i.e 1=1,=0. Because of infinite input impedance, any signal source can drive it and there is no loading on the Preceding driver stage.

* The output vollage is independent of current. drawn from the olp gesistance [Ro=of: Thus op-Amp can drive infinite number of devices.

[within its limitation] to make the voltage difference between the two [vd = v, -v, = 0]. Beto.

* Infinite Bandwidth Bw: 00 (allows Imin to Irrax)

* Infinite common made Rejection ratio CHMR=00


+ Indinite slew gate.

* A physical amplifier is not an ideal one. The op-Amp is a voltage controlled voltage source and AozVd is an equivalent Thevenin voltage source and Ro is the Thevenin equivalent Resistance.

* The gain is infinite, the output voltage is vo is either at its positive saturation voltage (+vsat) or negative Saturation voltage (-vsat) as v, zv, or v, zv, resp.

* one of the two possible output states that is +1/sat on -1/sat and the amplifier acts as a switch only.


this has a limited applications such as voltage comparator, Zero crossing detector etc.



An ideal op-amp draws no current into both the input terminals i.e 1,=1,=0. Because of indinite input impedance, any signal source can drive it and there is no leading on the preceding driver stage


* The output vollage is independent of current. drawn from the olp gresistance [Ro=of Thus op-Amp Can drive indinite number of devices:

* Practical op-Amp:



Vo = Avid = A[V1-V2]

A - Open loop vollage gain Vid - disserential ilp vollage



V2 - Voltage at inverting isp terminal

V, - Vollage at non-inverting ilp terminal.

*The old voltage vo is directly proportional to algebraic difference blue two ild voltages

* op-Amp amplifies the difference blue two ilp vollages

* Open Loop Configuration of op-Amp:-

· open loop connection: no direct connection between output and any of the input terminals.


1. Single-Ended input.

2. Double - Ended (differential) input.


* single-Ended input: - Input voltage is applied one of

the input terminals (Inverting or non-Inverting).

* Inverting Mode: - Input is applied to inverting terminal.



Vo= A[0-Vi] => Vo= -AVi2



* Internal block diagram of op-Amp:

* Input stage or differential amplifier stage can amplify difference between two input signals, input gresistance is very high. Draws Zero current from the input source.

* Intermediate stage uses direct coupling; provide Very high gain

* level shifter stage shifts the de level of output Voltage to Zero [can be adjusted manually using two additional terminals]

* output stage is a power amplifier stage; has very small output resistance, so output voltage is same, no matter what is the value of load resistance connected to the output terminal.




fig: Block Schematic of an op-Amp.

* The essential building block of modern Ic

op-amp is differential amplifier.

* Differential - Amplifier: -

. The di.

A ciquit that amplifies the difference between two signals is called a difference or differential amplifier. It is able to suppress any undered noise which is common to both the ilp terminals.

* A differential amplifier can be used in four different : Configurations depending upon the number of input signels used and the way output is taken.

· The four configurations are.

1. Dual input balanced output (or) Differential Input, differential output.


2. Dual input unbalanced [single ended] output

differential amplifier.

3. Single input balanced output differential Amplifier.

4. Single input unbalanced [single ended] output differential amplifier.


* Dual input balanced output differential Amplifier:



- the purpose of RE and dc Source - VEE supply constant emitter current.


* In ac analysis we can replace RE & VEE by a constant current source.

analysis the de vollage source are and de current source are opened. grounded



* The circuit has two input voltages Vi, & Viz. In dual input balanced output configuration the one input is active and other is grounded. Here we apply Superposition theorem.

- + Superposition theorem states that the output is equal to the algebraic sum of the input voltage produced by each source separately.
- * VI, and VI, are differential amplifier voltages one is inverting input and other is non-Inverting input.
- * one of the input vollage source is active and other input voltage is grounded.
- * The output is taken at the collector of the transistors Q, and Q2.




* Here Q, forms a CE amplifier CE Amplifier shows the output invester of the input so amplified output will be at the G.

* At the Emitter the output is no phase inversion.

* The input for 0, is applied at the Emitter and base is grounded of forms CB amplifier.

* Because of vi, the net output vollage is:




vo, is obtained by adding olps of GE - olp of & G-roninverted of A. Added write C.

* O, transistor provides non investing input

Vo, = A.Vi, [where A - Voltage gain]

* Now, consider the input vollage Viz is active and UP, is grounded



the Q, forms the CE amplifies and the output is inverted at C2.

* 6, forms the cB amplifier and the output is without any inversion.

To to the state of the state of

Input

output

* 0, transister [vi,] provides Inverted input.

Voz = A Viz

· Apply superposition theorem

Vo = Vo, + Vo2

Bince Vo, & Vo, disfers in phase by T.

Vo = AVi, - AVi2

No = A[Vi, - Vi2]

Vo = A Vd [: Pd = Vi, -Vi2]

Vid = disserence voltage

* Dual input unbalanced [single ended] output Districtial

Amplisher: (1)


Re Re Vo

R


we apply two input voltages and output is taken from the only one collector [C,].

* The amplification is half compared to the dual input balanced output [because the output is taken from only one side].


* Single input balanced output differential Amplifier:



Vo = AV;




* single input unbalanced [single ended] output
differential amplifies:



to the single input balanced output.

* No advantage over Simple CE amplifies. Almost never used.



-fig: Schematic of op-Amp

*The Ic op-amp usually consists of four cascaded block.

The first two stages are cascaded differential amplifies.

* The first stage provides high voltage gain and Very high himput impedance all the requirements are satisfy by the dual input balanced output Differential amplifies.

* Intermediate stage:-

The output of the input stage is directly fed to the Intermediate stage This is another differential amplifies with dual input unbalanced output differential amplifies.

The main function of the intermediate stage is to provide an additional voltage gain required practically the intermediate stage is a chain of cascaded amplifier called multistage

* Budder / level shifter :-

Zero De

level.


additional

The third stage is acts as a budder as well as a level Shister The busser is usually an emitter follower. whose input is very high so it prevents the loading of high gain

* Due to unbalanced output they is a dc component in output so it shifts the de levels and adds power

* The level shifter adjusts the dc voltages so that output voltage is Belo Sor Bero inputs

* The increase in dc level tends to shift the operating point of the next stage . This inturn limits the output voltage swing and may even distort the output signal



- Fig: level shifter using Emitter follower

* output stage :-

The function of the output voltage stage in an op-amp is to supply the load current and provide a low impedance output. It should also provide a large output voltage in Ver + VEE


+ A simple output stage consists of two complimentary transistors Q, [npn] and Q, [pnp] connected as a Emitter follower.

to load R. to load R.

acts as a sink to remove current from the load R.

the limitation occurs lies output voltage vo remains zero until the ilp vi exceeds vBE (cut in) = 0.5 v. This is called cross over distortion the cross over distortion on be eliminated by applying a bias voltage slightly greater than 2 vBE blue 2 Bases.

* It haises the voltage swing and current supply capability of op amp.



Complementary Emitter follower ofp stage


* De characteristics :-

*An ideal op-amp draws no current from the source and its response is also independent of temperature However, a real op-amp does not work this way.

* Current is taken from the source into the op-amp inputs.

* Input offset voltage (No):-

If the input voltage V, & V, [Inverting and non-inverting] input is given as selo then the output should be selo



* Assume V, =0 & V,=0 and if the opamp is ideal then the output should be 3elo. But due to the biasing voltage the output is offset [small amount of output] This is called as Input offset voltage.

* To nullify the offset voltage that means to make the output voltage as selo. Apply the required voltage at the input terminal of op-Amp.

Vio = ov [Ideal]

Vio = 100er [Practical]

* Input offset current:

* For ideal op-Amp input impedance Ri = 10 but practically it is not true. The Op-Amp draws current from input de Voltage Source.

* The different between the currents entering into the inverting and non-inverting terminals is geterated as input offset

current

12:01 = 128 - IB 1

To +VCC ovo

Here 28 & 28 are the bias currents.

* The absolute value sign indicates that there is no way to Predict which of bias current will be larger.

2:0 = OA [Ideal]

210 = 100mmnA (practical)

* Input Bias current (2B):-

consider the base currents entering into inverting and ron-inverting terminals as 28 & 28 grespectively. Even though transistors are identical, but 28 & 28 are not exactly equal due to internal imbalance blue the two inputs.

*The input bias current is the average value of base current entering into the investing and non-inverting terminal of the op-amp.

28 = 0A [8deal]

2 B = 5000A [Practical]

Input Resistance (Ri):- This is the differential input gesistance of Ic observed at the either the inverting or non-inverting input terminal, with the other terminal connected to ground. Ri=Os [Ideal] Ri = 1012 so for FET Ri = 2KS2 [Practical] for Pc741 * Input capacitance (Ci):-* this is the equivalent capacitance of Se measured at either inverting or non-inverting terminal with the other terminal connect to ground. Ci = Opt [Ideal] Ci = 1.5pf [practical] * Input offset vollage Drift: - Vio (drift) It is defined as rate of input offset vollage Vio with temperature (1).

Vio (drist) = 0 [ideal]
Vio (drist) = 0.2 ev/c [practical]
Vio (drist) = dvio uv/c.

*Input offset current Drift: Dio (Drift)

It is defined as gate of input offset current 2:0 with temperature (7)

Pio (drist) = dio male

Dio (drift) = 0 [Adeal]

=0.1 natoc [practical]

* Supply current! Is

This current drawn by op-amp-from power supply

Is = 2.8 mA [for 741]

+ Common Mode Rejection Ratio: - [CMRR]:

The relative sensitivity of an op-amp to difference signal as compared to common mode signal is called common Hode Rejection Ratio [CHRR] and gives the figure of merit—for differential amplifies.

1 It is desired as gratio of differential vollage gain (Ad) to common mode voltage gain (Acm)

CMRR = | Ad | Acm |

* This parameter indicates capability of op-Amp to reject

* The higher the value of CMRR, the better noise immunity CMRR expressed in decible (dB)


CMRR = 10 Cideal]
CMRR = 10dB [Practical]

* Power supply rejection Ratio [PSRR]:-

The change in an op-Amp input oddset vollage (Vio) due to variation in power supply vollage + Vic or-VEF is called power supply Rejection Ratio. This is also called as power supply sensitivity

PSRR = Doio uv/v

PSRR = 0 [Adeal] = 150 eV/v [Practical] * offset voltage Adjustment:



+ for an op-AMP [Je 741] pin number 1 and 15 are provided for making the affect adjustment

the token potentiameter is connected or wiper of pot is connected to -ve supply the wiper of pot is ordinated till vo becomes zero

Range ± 15mV

THE VO

* Output voltage swing:

This parameter indicates value of the and we saturation voltages of an op-Amp and never exceeds the supply voltage vt and v. The output voltage swing is guaranted blue +13v and -13v for R1 > 212

This gives amount of quiscent power that must be consumed by op-Amp so as to operate properly.

P-85mw.

* Output Resistance: Ro
output Presistance Ro is gresistance measured blue output
learning of op-amp and ground.

R= on [ideal]

R= 4552 [pratical]

+ output short circuit current: Ise

This is current that may flow if an op-amp gets shorted accidentally and is generally high the op-amp must be provided with short cht protection

Ise : 25mA [for 741]



the Dc characteristics such as bias current, input offset current, offset voltage and thermal drift there will effect the steady state (Dc) gresponse as the op-amp only for small signal sinusoidal (Ac) application. The ac characteristics are frequency gresponse, stability of op-Amp and slewgate.

* frequency gresponse:-

Ideally an op. amp has infinite bandwidth. The open loop gain should gremain constant throughout audio (low) & gadio [high] frequencies.

*But in practical opamp the gain decreases with increase in frequency (or) gain decreases (9,011 off) at higher frequencies.

* The gain of opamp goll off after certain frequency due to apacitive component present in equivalent cht of opamp.

* the op Amp contains the active elements like BJT & The transistors contains junction capacitor all the capacitor are placed by a single capacitor.

* the capacitance is due to physical characteristics of the device. The high frequency model of an oppmp with signal corner frequency is modified version of low frequency model with capacitor 'c' at olp.

*There is one pole due to Roc and one -2008/dec 9011-off into effect.






fig: High frequency model of op-Amp with single corner frequency.

* Open loop gain of op-Amp with one corner frequency is


Where I, is corner frequency (or) 3-dB frequency of op-Amp (or) break frequency. It is operating frequency. + The magnitude and the phase angle of the open loop voltage gain are the function of frequency can be written as $|A| = \frac{Aol}{1+(B/B_1)^2}$; $\phi = -\tan^4 \left[\frac{4}{B_1}\right]$


* Magnitude and phase characteristics:-

i for freq 1224, magnitude of gain is 20logADL in dB ii, For I=1, gain is 3dB drown from for in dB. This -freq fi is called corner freq.

in for foof, gain roll off at rate of - godB/decolon

-6dB/ octave * from phase characteristics, phase angle is zero at f=0 At corner frequency f=f, \$=-45°, \$=-90° lagging at





open loop Magnitude characteristics phase characteristics for frequercy.

* The maximum of 90° phase charge can occur in op-Amp with single capacitor.


* Transfer function in 5-domain given by [with single break frequency)

$$= \frac{A_{0L}\omega_{1}}{\omega_{1}+j\omega_{1}} \Rightarrow \frac{A_{0L}\omega_{1}}{3+\omega_{1}} \left(S=j\omega\right)$$

* A practical opamp has number of stages. Each stage produces capacitive component this is due to number of Rc pole pair. there exist number of break frequency *Transfer function of an op-Amp (with three break frequencies)


$$A = \frac{AoL}{(1+i8/4,)(1+i(4/42)[1+i4/83]}$$
025,262263

In 8-domain



* stability of op-Amp:op-Amps are rarely used in open-loop configuration due to its high gain.

* Consider an op-amp It uses Resistor feedback network and may be used as inverting amplified with $V_2=0$ and as non-inverting Amplified with $V_1=0$.



Resistive feedback provided in op-amp I from the negative feedback the closed loop transfer function is given

Ac1 = A - 1 - 1

where A > open loop vollage gain

B - feedback gatio.

* If characteristics equation 1-[-A/3]=0

loop gain -AB = 1 => 1A|31=1

* the ckt loads into sustained oscillations and becames unslable

AB- complex quantity.

[AB] = 1 -> Magnitude condition

L-AB=0 or L-AB=TT.

* In op-Amp, feedback network is resistive now and does not provide the any phase shift since op-Amp used in Inverting mode, it provides a phase shift of 180° at low frequency.

* At high frequencies due to each number of frequen additional phase shift of max -90° victors with loop gain A

Thus for two corner freq a max of phase shift associated with gain of is -180°

* Thus at high frequencies, for small values of to the magnitude of Ab becomes unity when A has additional phase shift of 180" which makes total Phase shift equal to Bero.

* Hence the amplifier begins to oscillater as both magnitude and phase conditions are satisfied thus ascillation is fast starting point of instability

Instability means unbounded olp

(A [1+AB) 41 AB 20 [negative]

* Aci < A closed loop gain Uses and system is Slable.

for ALL >A closed loop gain +ses and system is unstable.

* At high frequencies, system A' bee having 3 corner frequencies (on 3 RC pole pair there is charre of open loop gain A to contribute man of -1 to place Shift

* AB becomes -ve and instability occurs at high frequencies.

* unstable systems are impractical and need to be made Stable The modification given for stability is used when the system is to be tested practically.

However theoritically analytical or graphical methods are almost used to test system for stability before they are build

-Analytical method - Routh Hurzwith criticaia Graphical method - Bode plot

* slew rate: -

The slew rate is desine as maximum rate of charge of output voltage with respect to time caused by step input vollage and usually specified in V/us

simple def.: How fast the op-amp dt /max will able to nespord

En: IV/us -> slew rate means that olp raises or falls by IV in lusec.

* An ideal slew gate is infinite which means op-Amp of voltage should change instantaneously in nesponse to ilp Step vollage

* op-amp slew rate is related to its freq. Response : Op-Amp with wide bandwidth will have higher slew gate.

* Practical op-Amp slew rate ranges from 0.11/us to 1000/4 * The Blew rate improves with higher closed loop gain and De supply vollage. It is also a function of

temperature and generally decreases with an increases in temperature

* Course of Blew nate:

* The cause of slew rate is capacitor within (or) outside of op-Amp to prevent ascillation.

*This internal capacitor which prevents the old vollage from Responding immediately to fast charging ilp.


+ The vollage across the capacitor is given as Ve= - Sidt

* Here Imax current drawn by op-Amp to Capacitor c.

* For Faster slew rate op-Amp should have higher current (00) small compensating capacitor.

* for 741 the max internal capacitor charging current is Limited to about 154A. 30 the slew gate (SR) of 741 is

* The SR limits the nesponse speed of all large signal wave shapes for sine wave "ilp the effect of slew gate can be calculated




* let us consider a vollage follower

* let us consider a vollage follower

* Assume the ilp signal with high

Voltage (Amplitude) & high freq. Sine wave.

If Vin = Vm Sinut vm 1-5



The state of change of the olp is given by

dt = Vmw caswt.

and the maximum rate of change of the olp occurs when forilp freq. cosut=1 i-e

Vm = Peak value of the sine wave.

SR = 2719 Vm V/115

without the man freq Iman at which is can obtain an undistorted of pollage of peak value vin is given by

Aman = Slew gate

Imax (43) = slew rate 6.28 × Vm

From is also called the full power response it is the max freq of a large amplitude sine wave with which of ump can have without distortion. It either frequency can the amplitude of the ilp signal is increased to exceed the slew gate of the op-Amp the olp will be distorted.

* Frequency Compensation :-

* Ideal op. Amp has bandwidth infinite and the open loop voltage is infinite.

* The gain is constant at low frequencies

* At high frequency the bandwidth increases noise components To suppress for the improvement of Bandwidth frequency compensation technique is used

* There existe two types of compensating techniques.

is External frequency compensation

cas Dominant Pole

cb, Pole Zero compensation

ii, Internal compensation.

ri, External Frequency compensation: -

Some types of op-Amps are made to be used with externally connected compensating components specially if they are to be used for Aelatively low closed loop gain.

* Dominant pole Compensation: -

Suppose A is the transfer function or Gain of uncompensated network.

* A' is the transfer function or Gain of compensated network.

* Introduce dominant pole by vo A MA' ovo adding Rc nlw in Series with op-amp (or) by connecting capacitor

ic from suitable high resistance point to ground.

$$A' = \frac{V_0}{V_i^{\circ}}$$

$$= \frac{A \left[-\frac{3}{2}\omega c\right]}{R - \frac{3}{2}\omega / c} = \frac{A \cdot \frac{1}{3}\omega c}{1 + \frac{3}{2}\omega c R}$$
The olp voltage V_0

$$\frac{V_0}{R + x_c} = \frac{1}{1 + \frac{3}{2}\omega c R}$$

$$\frac{V_0}{V_i^{\circ}} = \frac{\frac{1}{3}\omega c}{R + \frac{1}{3}\omega c}$$

$$\frac{V_0}{V_i^{\circ}} = \frac{\frac{1}{3}\omega c}{R + \frac{1}{3}\omega c}$$

Vo Vi = 1/jwc R+/jwc

A' = A Wher fa = 1 1+j2TIfCR Wher fa = 2TTRC

$$\int A' = \frac{A}{(1+i\delta/\beta_a)}$$

+ compensated transfer function A' with three corner frequencies

[1+if/gd) (1+if/g,) (1+if/g,) (1+if/gs)

where fact, < fo < fo

*The frequency found graphically by having A' pass through odB at the pole f, with slope of -20dBldecade.

* The value of capacitor can be calculated using


Pd = 1

Disadvantage: -

This compensating technique neduces open loop bandwidth drastically.

Advantage:


The noise immunity of system is improved since the noise frequency components outside the bandwidth are eliminated



* pole Zero compensation: -



Here the uncompensated transfer function A' is altered by adding both pole and zero.



*The compensating now is designed to produce Zero at first corner freq. f, of uncompensated transfer function A this zero will cancel the effect of pole at f.

*The pole of compensating network to is selected such that compensated transfer function A' passes through odb at second corner frequency for of uncompensated transfer function A

$$\frac{V_{o}'}{V_{o}} = \frac{Z_{2}}{Z_{1} + Z_{2}}$$

$$\frac{Z_{2} - R_{2} + \frac{1}{j\omega C_{2}}}{Z_{2} - R_{2} + \frac{1}{j\omega C_{2}}}$$

$$\frac{R_{2} + \frac{1}{j\omega C_{2}}}{R_{1} + R_{2} + \frac{1}{j\omega C_{2}}}$$

$$\frac{V_{o}'}{V_{o}} = \frac{1 + j\omega C_{2}R_{2}}{j\omega C_{2}R_{1} + j\omega C_{2}R_{2} + 1}$$

$$\frac{V_{o}'}{V_{o}} = \frac{1 + j\omega C_{2}R_{2}}{1 + j\omega C_{2}R_{2} + 1}$$

$$\frac{V_{o}'}{V_{o}} = \frac{1 + j\omega C_{2}R_{2}}{1 + j\omega C_{2}R_{2} + 1}$$

3217 SR, G + 3217 R2 C2+1

$$\frac{v_0'}{v_0} = \frac{1 + i 2 \pi \beta R_2 C_2}{i 2 \pi \beta C_2 (R_1 + R_2) + 1}$$

$$\frac{v_0'}{v_0} = \frac{1+i[f|g_1)}{1+i[f|f_0)}$$

* Assuming that the compensating n/w does not load the amplifies.

R2DDR, then overall transfer function becomes

$$A' = \frac{V_0'}{V_1'} = \frac{V_0'}{V_0} \cdot \frac{V_0}{V_1'} = A \cdot \frac{R_2}{R_1 + R_2} \left[\frac{1 + j(\beta | \beta_1)}{1 + j(\beta | \beta_0)} \right]$$

$$A' = \frac{A_{01}}{(1+i818,)(1+i818_2)(1+i818_3)} \cdot \frac{R_2}{R_1+R_2} \left[\frac{1+i1818_1}{1+i(818_0)} \right]$$


$$A' = \frac{A \cdot 2}{(1+ifle_0)(1+ifle_2)(1+ifle_3)} \begin{bmatrix} \frac{R_2}{R_1+R_2} & \frac{21}{R_1+R_2} \\ \frac{R_2}{R_1+R_2} & \frac{21}{R_1+R_2} \end{bmatrix}$$
Let $R_1 >> R_1$, Such that $\frac{R_2}{R_1+R_2} \sim 1$

* consider the frequency response for uncompensated op Amp having three poles at frequencies f, f, f, f3


* Select R, & C2 Such that 3000 of compensating n/w is equal to pole at freq. f1

*The pole at to should be selected such that -2001B/decade
fall should meet the odB line at to which is second
pole of A.

gain 1



* comparison of alominant pole and pole zero technique,



3dB Bardwidth improvement.

* features of op-Amp:

- · High differential vollage gain
- · low common made gain
- · High CMRR
- · Two ip terminals
- · large B.W
- · low offset voltage & currents
- · low of p impedance.

* It the base current for the emilter coupled transistor of differential ampr are 1841A & 224A. Détermine (6) Apput bias currents.

is Input offset current for an op-amp

The two input base currents are

i, Input bias current

$$J_b = J_{b,+} J_{b_2} = \frac{18+22}{2} = 2011A$$

ii, Input offset current Iro = | Ib, - Ib2 | = |18-22 | = 44A.

* for a particular op-Amp the flp offset current is 200A while ilp bias current is 60nA. calculate the values of two phias currents

$$IB = I_{b_1} + I_{b_2} = 60 \Rightarrow 120 = I_{b_1} + I_{b_2}$$

$$T_{b_1} - T_{b_2} = 20$$
 $T_{b_1} + R_{b_2} = 120$
 $T_{b_1} = 140$

PROBLEMS



+ The ilp signal Vi to an op-amp is 0.045:n1=13x10=+ is to be amplified to the maximum extent How much maximum gain can be obtained by using op-amp with slew gate of 0.4 V/usec

sol Given input compared with

Vi= Vmsinut

Vi = 0.04 Sin 1.13 x105+

.. Vm = 0.04

10= 1.13 ×105

Also Im = 5R - 1

w= 211fm. => 1.13 x10 = 211fm

Jm= 1.13×10, - (2)

Equating Egn (1, & (2)

 $= \frac{1.13 \times 10^5}{2 \text{ m}}$

Given SR= 0.4 V/use c

 $\frac{0.4}{10^{-6}}$ = 1.13×10⁻⁵

 $... Vm = \frac{0.4 \times 10^6}{1.13 \times 10^5} = 3.54 V$

This is magnitude of olp voltage Gain = Vmlolp)

Vmlilp)

Gain = 3.54 = 88.5 + In 91esponse to squage wave ilp the olp of an op-Amp changed from - 3v to +3v over a time period of 0.25 US Delermine the slew grate of an op-Amp.

sol change in output voltage -3v to +3v

* How fast can the output of op-Amp change by 100 is its slew rate is IV/R18?

$$3 = 1 \text{ V/us} = \frac{1}{1 \times 10^{-6}} = 1 \times 10^{6} \text{ V/s}$$

.. Thus 10 usec is nequired by an op-amp

to change output by 10v.

* For an op-Amp, psrR= todBlmin) CMRR=105 & differential node gain Ad=105. The oip vollage changes by 20v in Allsec calculate

is Numerical value of PSRR

il. common-Mode gain

iii, 81ew Rate.

801 PSRR must be as small as possible

-to = 20 log, o PSRR.

PSRR = 10(-3.5)

= 8.1622 × 10 4 V / vol5

= 31.622 mv/volts

(ii)
$$\frac{Ad}{Ac}$$
 = CMRR
 $\frac{10^5}{Ac}$ = $\frac{10^5}{Ac}$ => $A_c = 1$

8 lew 9rate =
$$\frac{\Delta V_0}{\Delta t} = \frac{20}{4 \times 10^{-6}}$$

"for an op-Amp. Icq= 15&11 and c=35pf the peak value of ilp is 12v. Determine slew 9ate and maximum possible frequency of ilp voltage that can be applied to get undistorted olp.

30) Imaz = Icq = 15MA

C= 35Pf, Vm = 12V

Slew 9ate SA : 100 1 15 x 106 35 x 10-12

= 0.4285 × 10 V/ sec

= 0.43 V/ wsec

Sm = SR = 0.4285×106
211×12

= 5.684 KHZ

upto this frequency olp is distorted

* An op-Amp has a differential gain of gods and CHER of 95dB. Is v,= 2ev & v,= 1.6 ev -then calculate the differential and common made output values. Given Ad = BOOB & CMRR = 950B V, = 24V & V, = 1.6 4V -Ad (18) = 20 log Ad 4 80 = 20 log Ad .. Ad = 104 CHRR (dB) = 20 log CHRR 95 : 20 log CMRR . . CHRR = 5.62 × 10+ Differential voltage gain -Ad = Vod = Vod Vid (V, -V2) Vod = Ad (V, -V2) => Vd = 1×10 (2-1.6) × 106 Vod = 4 mv common mode voltage gain Acm = Vocm = Vocm

Viem = Vocm

Viem = Vocm

View = Vocm Also CMRR = Ad => 5.62×104 = 104
Acm Acm Acm = 0.1778
... Voum = 0.1778 × [2+1.6] x10 => Voum = 0.32 uv.

*Modes of operations:

· Open loop op amp configuration:-

The term open loop indicates that no connection either direct con another now. Exist blue the olp and ilp. i.e. the output signal is not fedback to input signal.

*In open loop configuration the op-amp simply function as a high gain amplifies. There are three types of open loop op-Amp configurations.

is Differential Amplifier

iis Investing Amplifier

iii, Non-Inverting Amplifier.

* These configuration are classified according to the number of inputs used.

* Differential Amplifies:

In this the input vin, & vinz are applied to the tre & -re ilp terminals. Since the op-amp amplifiers the difference between the two ilp signals. This configuration is called as the Differential amplifier.

*The op-amp is a versatile device because it amplifies both ac & dc input signals. That means the Vin, & Vinz Could be either ac or dc voltages.

*The source 9iesistances Rin, & Rinz are normally neglible negligible compared to the ilp 9iesistance Ri.

.. The vollage drop across the gresistors can be assumed to be zero which then implies that


V = Vin & V2 = Vin2

then Vo = A Vid = A[V_1-V_2] => A[Vin, -Vin_2] = Vo

* the old voltage is equal to the voltage gain A times the difference blue two ild voltages. And the polarity of the old voltage is dependent on the polarity of the

the OID Switches via

difference Vol. [Vin, - Vin,] In open loop configuration gain
A is commonly seferred as open loop gain.



open loop Differential Amplifier.

ii, Investing Amplifier:

In the inverting Amplifier only one ilp is applied and that is to the inverting ilp. The non inverting ilp terminal is grounded.

Inverting Amplifies.

Since V1=0 V2=Vin V0=A[Vin, -Vinz] =A[0-Vinz] [V0=-AVin]

*The -ve sign indicates that the olp votal voltage is out of phase worto ilp by 180° or is of opposite polarity.

*Thus in investing Amplifier the input signal is amplified by gain A and is also inverted at the output.

* Non- Inverting Amplifier !-

In this the TIP is applied to the non-inverting TIP terminal and the inverting terminal is connected to ground.

Vialing -VEE TO VO = AVIN

ν₁ = Vin , ν₂ = ον ν₀ = Α[νin, - νin,] ν₀ = Α[νin - ο]

No = AVIN => A = VO Vin

* the olp voltage is larger than the ilp voltage by gain 'A' i.e is in-phase with the ilp signal.

only slightly greater than zero drives the olp to saturation level. This result from the very high gain (A) of the op-Amp thus when operated open loop the olp of the op-Amp is either the or -ve saturation (or) switches blue the que saturation levels.

not used in linear applications But used in the

voltage comparator, 3ego crossing detector.

open loop configuration of op-amp may increase the

distortion as well as clipping of olp signal Due to this seasons the olp switches blue the & -ve saturation levels

closed loop means -there is a blue the olp and the ilp terminals through the devices In this we have the feedback and -ve feedback.

4 The gain of the op-Amp is very high in many application Due to that gain the opamp becomes unstable. Gain may be Reduced to any desired value through the use of negative -Peedback.

#II the signal is fed back to opposite polarity (or) out of phase by 180° & w.r.t the ilp signal, the feedback is called

negative leedback

*An op-amp with -ve Alb has a self correcting ability against any change in olp vollage caused by change in environmental conditions.

* Negative 1/6 is also called as degenerative 1/6 because when used it reduces the old voltage amplitude and

in turn reduces the voltage gain.

* If the signal fedback in phase with the ilp signal the SID is called the SIB. It is called as negenerative Sio Slb.

- * when -ve flb is used in Amplifier then it stabilizes on Reduces the gain, increases the B.W. and changes the flp and olp hesistances.
 - . It decreases the distortion.
 - . It reduces the obliset of i
 - . It reduces the effect of ilp offset vollage at the olp.

The olp voltage is fed back to investing ilp terminal
through Rg. feedback gesistance

* The ilp Signal Vi is applied to the inverting ilp terminal
through Ri, ilp gesistance & non-inverting ilp terminal
of op-amp is grounded.

Analysis:
Assume ideal Vi ill present the inverting ilp terminal
op-amp vd=0

From virtual Ground va=vb=0

En product to inverting ilp terminal
ilp terminal
of op-amp is grounded.

Ri

Vi ill present the inverting ilp terminal
of op-amp is grounded.

Ri

Vi ill present the inverting ilp terminal
of op-amp is grounded.

Ri

Vi ill present the inverting ilp terminal
of op-amp is grounded.

Ri

Vi ill present the inverting ilp terminal
of op-amp is grounded.

Apply KVL at node a, we have

$$\frac{N_1^2 - V_0}{R_1} = \frac{V_0 - V_0}{R_g}$$

Va voltage at rode à is zelo

$$V_0 = -\frac{Rg}{Ri} \cdot V_i$$

*The -ve sign indicates a phase shift of 180° blus N; & Vo. the value of R, should be large to avoid loading effect.


A load resistor Rz is connected at olp to

* Non- Moverting Amplifier:

If a signal applied to non-inverting ilp terminal & feed back given through the feedback nesistance, the ckt amplifies without investing the ilp signal Buch ext is called non-inverting Amplifier.

* This is also called as negative feedback system as ofp is being leedback to investing ilp terminal.

· As differential voltage vd=0 at "a' is va=v: (By virtual ground) = Right ovo Rf & R, from potential divider. Voltage at node a.



$$V_a = V_i = \frac{R_i}{R_i + R_g} \cdot V_o$$

$$\frac{V_o}{V_i^o} = \frac{R_i + R_g}{R_i} \Rightarrow \frac{V_o}{V_i^o} = 1 + \frac{R_g}{R_i}$$

Gain of non-inverting amplifier

* The gain to be adjusted to unity by proper selection of resistors Rg & R, As compared to investing amplifier the ilp resistance of non inverting opamp is large as op-Amp draws negligible current Irom Signal Source.

+ Voltage follower: - (01) Buffer Amplifier.

*In voltage follower the olp voltage follows the ilp voltage i.e Vout = Vin . The olp voltage is same as ilp voltage both in magnitude & phase.

* This offers the unity gain because of its high ! Ip impedance and low olp impedance.

* It is a special case of non-inverting amplifier.

· * The feedback gesislance Rg=0 and Ri= 10 10e get vollage follower ckt.

Ri=0 Pg=0 Vo

* feedback gain of non investing Amplifier is

AS = 1+ RA R.

But in vollage follower R,=10, Rg=0.

A8 = 1+ 0 => [A8 = 1] => A8 = \frac{\nabla_0}{\nabla_{in}} =1

Athus voltage follower used as buffer for impedance matching (i.e) to connect high impedance source to low impedance load.

UNIT-11

* An op-Amp forms the basic building blocks of linear & non-linear analog systems.

* linear ckts: output signal varies with the input signal in

linear manner.

Ex: Adder, subtractor, voltage to - current converter, current to voltage conventer, power amplifier etc.,


* Non-Linear ckts: - output signal varies with the input signal

in non linear manner. Ex: Rectifier, peak detector, clipper, clamper, sample & hold cht, log & antilog amplifier, Multiplier and divider etc.

* concept of virtual ground:-

* OP-Amp of open loop gain is very large 105 to 106.

* consider inverting amplifier. the Input is given to the inverting terminal of op-amp. The -ve flb is considered.



Assume open loop gain Aor = 10%. consider Ve= 10 [Because due to -ve flb the olp

Voltage is less saturates]

Vout = AVd. 10 = 10 Vd

Vd = 10 ev The Vd is less it can be similar to zero VA = OV

V+- V- = 10 MV

terminal are at same potential or it is called as Vistual short blue the inverting and non-investing terminal * That means the two terminals are not actually short circuited but they are virtually short circuited the Voltage at one terminal appears exactly same at the other terminal.

V+=0 & V=0.

Virtual ground.

* This -ve flb will ensure that the difference blue inverting and non-inverting terminal are very small and it can be neglected because of that two terminal, can be considered at same potential.

* summing Amplifier: - (Adder).


op-Amp designed as a ckt whose olp is some sum of several ilp signals such ckt is called as summing Amplifies.

* Based on the ilp's applied it can be classified in two types.


i, Investing summer

ii, Non-Inverting summer.

* Inverting Summer:



· A Summing amplifies comprise of three input vollages V_1 , V_2 & V_3 . Three ilp sesistance R_1 , R_2 & R_3 and



* vollage at node a is selo as non-inverting ilp terminal is grounded.

from virtual ground concept vb=va=0.

Apply Kel at node a

$$\frac{V_{1}-V_{0}}{R_{1}} + \frac{V_{2}-V_{0}}{R_{2}} + \frac{V_{3}-V_{0}}{R_{3}} = \frac{V_{0}-V_{0}}{R_{5}}$$

$$\frac{V_{1}}{R_{1}} + \frac{V_{2}}{R_{2}} + \frac{V_{3}}{R_{3}} = -\frac{V_{0}}{R_{5}}$$

$$[\cdot : V_{0}=0]$$

Thus the olp is an inverted, weighted Sum of ilpsi for $R_1 = R_2 = R_3 = R_4$.

Suppose $R_1 \neq R_2 \neq R_3$ then $\frac{R_3}{R_1} \neq \frac{R_3}{R_2} \neq \frac{R_3}{R_3}$

*In this case along with addition we can also perform scaling operation.

$$A = \frac{Rs}{R_1}$$
, $B = \frac{Rs}{R_2}$, $C = \frac{Rs}{R_3}$... A.B. c are scaling.

factor.

* The OIP vo is inverted sum of ilp signals for

$$R_1 = R_2 = R_3 = 3R_3.$$

$$V_0 = -\left[\frac{V_1 + V_2 + V_3}{3} \right].$$

olp is average of ilp signals. So ckt acts as on average.

* Applications


· Summing, Scaling, Averaging

· providing De offset.

· Digital to Analog converter.

+ Non-Inverting summing Amplifies: (Addes)

· A summer that gives non-inverting sum is called non-inverting summing camplifies. The ilp are applied to the non-inverting terminal of the op-amp:



* Voltage at non-inverting terminal is va.

-from virtual ground concept voltage at inverting
-terminal is va.

-Apply kel at rode a

$$\frac{V_{1}-V_{0}}{R_{1}}+\frac{V_{2}-V_{0}}{R_{2}}+\frac{V_{3}-V_{0}}{R_{3}}=0$$

$$\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} = V_0 \left[\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3} \right]$$


* Gain of non-Inverting amplifier with Ry & R given as

Sub. value of vo, we get

the olp is the mon-weighted sum non-inverted weighted sum of ilp's : for R1=R2=R3=R=R8 then

* Subtractor :-


The basic differential amplifies used as subtractor, Producing difference of two input signals.



Subtractor.

If all the sesistors are equal in value, then old voltage dervied by using superposition painciple.

· Vo, - output due to v, alone with v=0



At Tapply voltage divides is formed V, x R:


V, x R => V,

the ckt turns into non-inverting amplifier with ilp vollage vi= 4/2 applied at non-inverting terminal.

Gain of ron-in · output voltage Vo1 = V1 [1+ R] Au 10 - (1+ 8) Vo, = V, Vo = V' [] + P + Voz- olp due to V2 alone with V,=0 The ckt turns into inverting amplifies with ilp Vollage V2=Vi applied at inverting terminal. Gain of myesting any .. output vollage ALL VO = - PE Vo2 = - V2. * The output vollage due to No = - 88 V9 the both inputs. Yo = - 8 . Ve Vo = Vo, + Vo2. .. Vo1 = V, ; Vo, = -V, Vo = V1 - V2

* Adder - Subtractor :-

A single op-Amp ckt can be used to perform addition and subtraction simulation




* the olp vollage vo can be obtained by using Superposition principle.

Voi - old voltage due to vi alone with V2 = V3 = V4 = 0.


Voz - olp voltage due to vz alone with vz=vz=vz=0.

Voz - olp voltage due to vz alone with vz=vz=vz=0

Voz - olp voltage due to vz alone with vz=vz=vz=0



single voltage v, is shared by 2
nesistors R & R
The voltage
divided is
forming
V, x R
R+R
= V, x R
- v, v



Va =
$$\frac{V_3}{3}$$
.

The old vollage vos due to $\frac{V_3}{3}$ alone is

 $V_{03} = \left[1 + \frac{R}{R|2}\right] V_{03}$
 $V_{03} = \left[1 + \frac{R}{R|2}\right] V_{03}$
 $V_{03} = \left[1 + \frac{R}{R|2}\right] V_{03}$
 $V_{03} = V_{03}$

Similarly $V_{04} = \left[1 + \frac{R}{R|2}\right] V_{03} = 3\left[\frac{V_4}{3}\right]$
 $V_{04} = V_4$

old vollage V_{04} due to all four ill vollages given by

 $V_{0} = V_{01} + V_{02} + V_{03} + V_{04}$
 $V_{0} = \left[V_{3} + V_{4}\right] - \left[V_{1} + V_{5}\right]$

Thus $V_{04} = V_{04} + V_{04} + V_{04}$

Thus $V_{04} = V_{04} + V_{04} + V_{04}$
 $V_{05} = \left[V_{04} + V_{04} + V_{04} + V_{04}\right]$

* Instrumentation Amplifier:

+ The purpose of Instrumentation - Amplifies is to amplify Very low voltage signal.


* Basically the instrumentation uses transducers. The

- transducers uses converts one form of energy into another form of energy may be in the form of electrical signals. or non- Electrical.
- * To measure temperature, humidity etc the transducers converts their physical quantity into electrical form.
- * Instrumentation amplifier is one kind of differential Amplifier with very high gain and high CMRR.
- * These amplifiers are used in industrial and consumer applications, one is required to measure and control physical quantities.


Ex: - Control of temperature, humidity, light intensity, water flow etc

- * These physical quantities are usually measured with the help of transducers.
- * The output of transducers has to be amplified so that it can drive the indicator on display characteristics.
- * The important features of an Instrumentation Amplifier:
- · High gain accuracy.
- · High gain stability at low temperature coefficients.
- · High CMRR.
- · High slew nate
- · low Dc offset.
- · High ilp impedance.
- · low of impedance.

* Monolithic (single chip) instrumentation amplifies asse also available commercially such as AD521, AD524, AD620, AD624 by Analog devices.



Instrumentation Amplifier using transducer bridge



Differential Amplifier using single op Amp.

for basic differential amplifier the old voltage

vo is given by

vo = vo, + vo, [By superposition theorem].

Vo, -s output for v, alone connected with v, is grounded. Vo, -s output for v, alone connected with v, is grounded.

$$V_{01} = \begin{bmatrix} 1 + R_{2} \\ R_{1} \end{bmatrix} V_{1}$$

$$\begin{bmatrix} 4 \text{ from Voltage clivides} \\ V_{02} \end{bmatrix} V_{1}$$

$$\begin{bmatrix} 4 \text{ from Voltage clivides} \\ V_{1} \end{bmatrix} V_{2}$$

$$\begin{bmatrix} 4 \text{ from Voltage clivides} \\ V_{2} \end{bmatrix} V_{1}$$

$$\begin{bmatrix} 4 \text{ from Voltage clivides} \\ V_{2} \end{bmatrix} V_{1}$$

$$\begin{bmatrix} 4 \text{ from Voltage clivides} \\ V_{2} \end{bmatrix} V_{1}$$

$$\begin{bmatrix} 4 \text{ from Voltage clivides} \\ V_{2} \end{bmatrix} V_{1}$$

$$V_{01} = \begin{bmatrix} 1 + R_{2} \\ R_{1} \end{bmatrix} \begin{bmatrix} R_{4} \\ R_{3} + R_{4} \end{bmatrix} V_{1}$$

$$V_{01} = \begin{bmatrix} 1 + R_{2} \\ R_{1} \end{bmatrix} \begin{bmatrix} 1 \\ 1 + R_{2} \\ R_{3} \end{bmatrix} V_{1} - 0$$

$$V_{0} = V_{01} + V_{02}$$

$$V_{0} = \left[1 + \frac{R_{2}}{R_{1}}\right] \left[\frac{1}{1 + \frac{R_{3}}{R_{4}}}\right] V_{1} - \left[\frac{R_{2}}{R_{1}}\right] V_{2}$$


$$= \left(\frac{R_1 + R_2}{R_1}\right) \left(\frac{R_2}{R_1 + R_1}\right) V_1 - \left(\frac{R_2}{R_1}\right) V_2$$

$$=\frac{R_2}{R_1}V_1-\frac{R_2}{R_1}V_2$$

$$V_0 = \frac{R_2}{R_1} \left[V_1 - V_2 \right]$$

output voltage of a differential amplifier.

PA=R2



An Improved Instrumentation Amplifier (on Triple op-Amp Instrumentation Amplifier.

*In the basic differential Amplifier, source V, offeress an ilp impedance Ri= (R3+R4) [:100+1=101xx] and impedance offered by V2 is 1kx.

* The low ilp impedance loads signal source heavily.

Hence high resistance buffer is used proceeding each

ilp to avoid the loading effect.

*The op-Amps A, & A, have differential ilp vollage

V_1=0 for V_1=V_2. Under Common-mode condition.

Vollage across R. i.e zero VR=0 [: VR=JR=[V_1-V_2]P]

vollage across R. i.e zero VR=0 [: VR=JR=[V_1-V_2]P]

As no current flows through R&R' the non-Inverting amplifier A, acts as vollage follower so its

OIP [V2 = V2]

*Similarly op-Amp -12 acts as voltage follower with olp [v' = v,]

*But vil v, \$v, turrent flows through RE, R' and [V,'-v,)>[v,-vi] thus cht offers high gain & CHER when compared to single op. Amp.

Analysis'calculation of old voltage

Voltage at 1+> terminal of op-Amp as

$$V^{+} = \left[\frac{R_{2}}{R_{1} + R_{2}}\right] V_{1}^{1} \qquad ; \quad V_{01} = \left[1 + \frac{R_{2}}{R_{1}}\right] V_{1}^{+}$$

$$(for)$$

Using super position theorem

$$V_0 = \left[1 + \frac{R_2}{R_1}\right] V^{\dagger} - \frac{R_2}{R_1} V_2^{\dagger}$$

$$= \left(1 + \frac{R_2}{R_1}\right) \left[\frac{R_2}{R_1 + R_2}\right] V_1' - \frac{R_2}{R_1} V_2'$$

$$= \frac{\left| \frac{R_1 + R_2}{R_1} \right) \left(\frac{R_2}{R_1 + R_2} \right) V_1^{1} - \frac{R_2}{R_1} V_2^{1}}{\left(\frac{R_2}{R_1 + R_2} \right) V_1^{1} - \frac{R_2}{R_1} V_2^{1}}$$

$$V_0 = \frac{R_2}{R_1} v_1' - \frac{R_2}{R_1} v_2' \Rightarrow V_0 = \frac{R_2}{R_1} \left[v_1' - v_2' \right].$$

* Since no current flows at ilp side of op-Amp. current I flowing through R is $I = \left[\frac{V_2 - V_2}{R}\right]$ and passes through R'.

$$V_{3}' = -3R' + V_{3} \Rightarrow -\frac{R'}{R}(V_{1} - V_{2}) + V_{3}$$
Sub. the values of V_{1}' and V_{2}' in V_{0} the old vollage
$$V_{0} = \frac{R_{3}}{R_{1}} \left[\frac{R'}{R}(V_{1} - V_{2}) + V_{3} + \frac{R'}{R}(V_{1} - V_{2}) - V_{4} \right]$$

$$V_{0} = \frac{R_{3}}{R_{1}} \left[\frac{2R'}{R}(V_{1} - V_{2}) + (V_{1} - V_{2}) \right]$$

$$V_{0} = \frac{R_{3}}{R_{1}} \left[\frac{2R'}{R}(V_{1} - V_{2}) + (V_{1} - V_{2}) \right]$$

$$V_{0} = \frac{R_{3}}{R_{1}} \left[\frac{2R'}{R}(V_{1} - V_{2}) + (V_{1} - V_{2}) \right]$$

*The difference gain of instrumentational amplifier can be varied by seplacing the resistance R by potentionates.

*The differential instrumentation amplifier using transducer bridge the ckt uses gesistive transducen tohose gresistance changes as function of physical


* The bridge is initially balanced by dc supply Vollage Vac such - that V1 = V2.

As the physical quantity changes the gesistance for est transducers also changes causing an unbalance in bridge V, #V2


*This differential voltage now gets amplified by three op-Amp differential instrumentation amplifier with

* The applications of instrumentation amplifier with transducer include temperature indicator, temperature controller, light intensity meter etc.


* Differentiator [HPf]:-



. The differentiator circuit which does not use any active device is called active differentiator.



*The differentiator ext at which active devices like openmp transistor is called active differentiator.



Apply kcl

$$V_0 = -\frac{Rg}{x_c} \cdot V_{in}$$
 $\left[x_c - 9_{ie} \mu a dance ; x_c = \frac{1}{2\pi g_c} \right]$

The farmer codes and is odbj.

1A1 = \frac{f}{fa}.

At f = fa , 1A1 = 1, i.e od. B & gain increases at state of the odbldec.

* Thus at high frequencies, differentiated becomes becomes unstable & breaks into oscillations. Also the impedance [xc = \frac{1}{30\text{Tiles}}] decreases with increases in frequency and makes out sensitive to high frequency noise.

+ frequency gesponse of ideal Differentiator: Let us consider olp expression Vo(t) = - Rg (1 d v; (+) Apply L.T on both sides we get. Vols) = - SRg (Vils) Vols) = - SRg CI To get freq gesponse 5=jw Noliw) = -judg (1 v. Ljus wo is angular frequency = 2114 1A1 = Voldo) = 1-jwRgG1 = To+(wRgG) = wRgG1 1A1 = 217 f R; (1 let da = STRECT Nots) = - R + As freq Ases the Gain 1 gain of differentiator (dB) also increases + But the gain of differentiator cannot 154 e indesinitely & the gain is restricted by the open teop gain of op-Amp. * 80 the max. gain attainted by the differentiator is the intersection point of differentiator and the open loop gain of op-amp.

* Practical Differentiator: The practical differentiator eliminates the problem of Stability and high frequency noise. Vi amilia FRcom= Rilleg * By the feedback Capacitance Cr we can improve the stability at the output of op-amp. * Apply kel at node 'a' I1 = I2+ P3 Vin-Va = Va-Vo + Cf of [Va-Vo] R+ 34 :. Va=0 (from virtual ground concept)

$$\frac{V_{n}(t)}{R_{1}+\frac{1}{5}c_{1}} = \frac{-V_{0}(t)}{R_{1}} - c_{1} \frac{d}{dt} V_{0}(t)$$

$$\frac{P_{0}(t)}{R_{1}+\frac{1}{5}c_{1}} = \frac{-V_{0}(t)}{R_{2}} - 3c_{1} V_{0}(t)$$

$$\frac{V_{n}(t)}{R_{1}+\frac{1}{5}c_{1}} = \frac{-V_{0}(t)}{R_{2}} = 3c_{1} V_{0}(t)$$

$$\frac{V_{n}(t)}{R_{1}+\frac{1}{5}c_{1}} = \frac{-V_{0}(t)}{R_{2}} \left[\frac{1+3c_{1}R_{2}}{R_{2}} \right]$$

$$\frac{V_{0}(t)}{V_{1}(t)} = -\frac{R_{2}}{R_{2}} \frac{c_{1}}{(1+5R_{2}c_{1})} \cdot V_{0}(t)$$

$$\frac{V_{0}(t)}{V_{1}(t)} = -\frac{R_{2}}{R_{2}} \frac{c_{1}}{(1+3R_{2}c_{1})} \left[\frac{V_{0}(t)}{V_{1}(t)} - \frac{R_{2}}{R_{2}} \frac{c_{1}}{(1+5R_{1}c_{1})^{2}} \right]$$

$$\frac{V_{0}(t)}{V_{1}(t)} = -\frac{1}{2} \omega R_{2} c_{1}$$

al elast Differentialor: Volde) = - 3217 Rg C, v: (jw) (1+j211fR, (1)) fa = 1 211 Rici ii, Rg4>>RG4(Rg4) Vo (jw) = - j (f/8a) VOLS) - - 34 Rg (1+8 \$/86)2 Vo(5) = - Ry C, 5 V; (1) Magnitude Volt) = - Rg C, d V; (+) 1A1 = | voliw) = f/fa. i, consider fa=10f, fb=100f, f=10f 1A1 = 108/108 $\sqrt{1 + (108/1008)^2} = \sqrt{1 + \frac{1}{100}}$ Gain in dB= 20log (A) = 20log (1) = 0dB. Again (dB) Ideal -20d8/decade + 20 alBldecade RodB rockal differentiator 10dB odB fa=1 fo=1 frequency. King.

* As the frequency increases, gain increases till fifth at rate of sodeldecade. -After fifth the gain decreases at the nate of - dodB/decade. * The gain decreases as trequency increases > 16 Hence the problem of instability at high frequency get eliminated. D d (Vin) = d(1) = 0. The olp of dc ilp signal. 1. squale wave. sine. ilP 360 OIP COS .

oreps to design practical differentiator: is choose fa as the highest freq. of ilp signal [fa= 1 TRg4] in choose of to be < 121f & calculate value of Rg. in, choose is as 10 times to [fb=10fa] [fb= 1] iv, calculate the values of Ri & Cf from the expression Rici = Rg Cf. V, Recomp = R, 11Rg. * Design a differentiator on input signal that varies in freq. from 10H3 to 1KH3 If a sine wave of IV Peak at 1 kH3 is applied to this differentiator. Draw its output waveform. Given freg: 10H3 - 1KH3 C1=14f. $R_g = \frac{1}{2\pi i J_{\alpha} C_i} \Rightarrow R_g = \frac{1}{2\pi i \times 1 \times 10^3 \times 1 \times 10^5}$ Rg = 15952 fb = 10 fa =) fb = 10 x 1 kH3. 1-16 = 10 kH3. 16 = 1 2TTR, C,

211 XIOK XILL = 15.90 3 R1 = 15.90 Rici = Rici R = 17 x10xx12 = 15.90 RC1 = C1 => Rg = R1 C1 Rg = 15.9 x 1 LL] x Rici = Rg Cf CF = R, C4
RR Cf = 15.9×14 = 0.14 [: G=0.14f Rc = R, 11Rg = 159/15.9 = 14.452 [: Rc = 14.452 SIP OST * Application of Differentiator: + It can be used as wave shaping ckt * Edge detection in fM demodulators * Aralog computers.


* Intergator:

. It is also called Integration Amplifier.

· The output voltage is integral of input voltage then the

ciacuit is called Integrator.

* The interchange of the gresister and capacitor of the differentiator is the integration.



* From the basic capacitor theory The Vollage developed across the Capacitos and the charging current have relationship.

$$i = c \frac{dv}{dt}$$

-Apply kel at node a

$$\frac{V_i - V_a}{R_i} = C_f \frac{d}{dt} \left(V_a - V_o \right)$$

it is virtual ground.

Where Ci is a integration constant.

* Initial voltage at Capacitor at t=0 G can be set to Zero.

- output voltage is integral of the Input voltage * Thus the output vollage (Vo) is proportional to the

integral of input vollage with Ricf as time constant

of integrator.

* As negative sign indicates inverting Integrator.

* A gresistance Rcomp = R, is connected to (+) ilp terminal


to minimize the effect of ilp bais current.

* A simple low pass Re circuit act as integrator when time constant is large (9>>Ric). This Requires large value of R and c. 11)


* Il the input voltage is constant viev.

i.e The output is a namp.

* for a square wave input we get output as triangular



* Il input is a sinusoidal signal



Apply laplace Transform on both side

to -Relki [Re=10Ri] providing stability and minimizing the variations in outpute, vollage

*Analysis:-

Apply kel at node a'

$$\frac{V_i^2 - V_a}{R_i} = C_f \frac{d}{dt} (V_a - V_o) + \frac{V_a - V_o}{R_g}$$

But Va=0 as it is virtual ground.


$$\frac{V_i(t)}{R_i} = -C_f \frac{dV_o^{(t)}}{dt} - \frac{V_o(t)}{R_f}$$

Taking laplace Transform on both sides

$$\frac{V_i(s)}{R_i} = -S(fV_0(s)) - \frac{V_0(s)}{R_f}$$

$$\frac{V_{1}(s)}{R_{1}} = -V_{0}(s) \left[sc_{1} + \frac{1}{R_{1}} \right]$$

$$\frac{V_{o}(s)}{V_{i}(s)} = -\frac{1}{R_{1}} \left[\frac{1}{34 + \frac{1}{R_{f}}} \right]$$



for freq. 1> fa gain RJR, is constant, gain decreases at gate of -20dB/decade values of fa, R, G, R, G, Should be chosen.

*Applications:-

The integrator is used in analog computer & analogto-digital (ADC) and wave shaping circuit. Design a lossy integration using op-Amp so that peak gain is node & gain is 3dB down from its peak value for w=10,000 nad1sec use c=0.014f.

sol HAT Magnitude of gain for lossy integrator given by $|A1 = \left| \frac{V_0}{V_1^2} \right| = R_2 |R_1|$

V1+(wRgG)2

1Alab = 20 log, [R8 | R,] [\(\tag{1+2718 R3 C3}^2 \)

Gain is at its peak when w=f=0

Peak value in dB given by

(A) dB = 20 log (RS/R) = 20 (Given)

2 d log10 (88/R1) = 26

*Ac Amplifier:

The op-Amp can amplifies both the types of signals. De and the the op-Amp respond to ac signal is called ac Amplifies.

* Ac amplifier are of two types:


· Inverting Ac amplifier.

· Non. Investing Ac Amplified

* Inverting Ac Amplifier:

*The input is provided across the inverting terminal of the op-Amp.

withe capacitor is used to block the de components.



Apply kel at node 'a'

$$\frac{V_i - V_a}{R_i + \frac{1}{3L_i}} = \frac{V_a - V_o}{R_f}$$


$$\frac{V_1^2}{R_1 + \frac{1}{j\omega Q}} = \frac{-V_0}{R_s^2}$$

$$V_0 = -R_f \times \frac{V_i^*}{R_i + 8 \frac{1}{j \omega_{G}}}$$

: Va= 0 [from virtual quo

filter connected to the non- Inverting


terminal.



· R:= R2 [1>f2]

The capacitor acts as short circuit.

*The input impedance is neducing To improve
the input impedance the capacitor is connected.



· For fl. f. The capacitor c, & c, acts as open

·If C, is open circuit that means no input is transmitted at the non-Investing terminal.

· output is independent of input Vo=0 Even if Vin is applied. It is blocking the dc components


Vin .

* for f>ti. The capacitors acts c, and c3 acts as short cincuit.

* The both ends of R2 are of Vo.

* vollage drop across R2 =0.

 $V_{R_2} = IR_2$ =) I = 0.



*Ac voltage follower: - Ac Amplifier with unity gain


· characteristics :-

voltage follower is an ideal voltage

. R:= 10

· Ro = 0

amplifier with unity gain.




*The circuit is used as a buffer to connect a high impedance signal source to a low impedance load which may even be capacitive.

* The capacitor of & of are chosen high so that
they are short circuit at all frequencies of operation
* for Isl. of and of acts as open circuit

Vo = 0 Even vo is applied.

+ for Isli, 4 and 4 acts, short circuit




Because of Vistual short Vo = Vi [Now the circuit is acting as voltage follower].

* Since G is short circuit

* Since c2 is acting as short circuit that makes R, to fee become feedback resistor.

* The input resistance is approximately [R/LI-Act] from miller's theorem.



where $Acl = \frac{V_0}{V_i^0} = 1$ Acl = closed loop gain $R_i^0 = \frac{R_1}{1 - Acl}$ $R_i^0 = \frac{R_1}{0} = \infty. (ideal)$


* thus very high ilp impedance is obtained

* Voltage to current converter [Transconductance Amplifier]:


* The circuit converts an input voltage signal to proportional output current.

* This circuits are used in Industrial applications and Instrumentation.

* consider passive circuit.



. The current is proportional to input voltage




At the Current dependents on the load Resistance also.

* By using the active component i.e op-amp. There are two types of circuits possible.

is voltage to current converter with floating load.

(ii, Voltage to current converter with grounded load.




floating load.

* The ckt shows vollage to current converter in which load Ze is floating.

let v: be vollage at node a' [virtual ground]

$$\frac{V_{in}^{e}}{R} = \Omega_{L} \qquad \qquad \vdots \qquad \Omega_{L} = \frac{V_{in}^{e}}{R}.$$

Input voltage vi is converted into an output current of vi R.



Grounded load.

*The cht shows voltage to current converter with grounded load.

let v, be vollage at rode a'

Apply kel at node a'

$$\frac{V_{in}-V_{i}}{R}+\frac{V_{o}-V_{i}}{R}=3L$$

Since op-amp is used in non-Inverting mode gain of non-Investing amplifier.

$$A = \frac{v_0}{v_0} = \left(1 + \frac{R_0}{R_1}\right)$$


PL = Vo R. 2t is independent of the load nesistana

* The application include 1000 voltage de & ac voltmeter, LED and Zener diode tester.

* current to vollage converter [Transnesistance Amplifies];

* The devices like photocell, photo diode and photo voltair cell gives an output current proportional to incident hadiation energy on light.

* The current through these devices can be converted to vollage by using current to vollage converter and hence amount of light or incident gadiant energy measured.



* The figure shows op-Amp used as current to voltage converter with inverting (-) input terminal at virtual

* Thus no current flows through Rs & current flows through feedback nesistance Rf.

Hence output vollage [Vo= -28 Rf.]


* The resistor Rf is shunted with capacitor cf to reduce high frequency noise and possibility of

* Sample and Hold circuit:

* A sample and Hold circuit samples an input signal and holds on its last sampled value until the input is Sampled again.

* This type of cincuit is useful in digital interfacing and analog to digital and pulse code modulation systems.

*The n-channel E-MosfET works as switch and controlled by control voltage ve and capacitor c' stores the charge.



-fig! Sample and Hold cincuit.

* The analog signal V: to be sampled is applied to drain of MOSFET and control voltage Ve is applied to its gate.

* operation :-

* When Ve is positive the E-MOSFET turns on and capacitos 'c' charges to instantaneous value of input vi with time constant

J= [(Ro+9105)(00)] C.

Where Ro is output resistance of the vollage follower

ADS LOW) - Resistance of MOSFET blw drain and source when MoSFET is turned on.

*Thus the input vollage vi appears across the capacitos is and then at the output through the vollage followers Az.

* During the time when control voltage Ve is zero the MOSFET turns off. The capacitor 'c' Now connected to high input impedance of voltage follower Az and hence cannot discharges. The capacitor holds the voltage

* The time period 'T's the time during which voltage across the capacitor is equal to input vollage is called Sample period. * The Time period 'TH' . of Ve during which the voltage across the capacitor is held constant is called Hold Period. * the frequency of the control voltage should be kept higher than the input so as to retrive the input from output waveform. Control Vollage of fig: Typical Connection Diagram. * A typical connection diagram -m of the lf398. It may be noted that the Storage Capacitos c is connected enternally. . Input and output waveforms. During off:-Switch-off, ckts works on Holding made During on switch on, c-charges, ext works on Track mode [sample]

* Comparator :-

* The non-linear applications of op-Amp include comparator, detector, limiters, Digital Interfacing etc.


*A Comparator is a circuit which Compares input signal voltage at one input of an op-Amp. With known Reference voltage at other input.

* It is basically an open-loop op-Amp with two analog

input and digital output varies ± Vsat

* These are used in circuits such as digital Interfacing, Schmitt trigger, descriminators, voltage-level detectors and oscillators.

Transfer characteristics



+10V - 10. 1 2 (Vi-Vref)

(b) Practical comparator.

* There are two types of comparators

i, Non-Inverting comparator [V; > Vref -> Vo Switches from]

-Vsoit to +Vsoit


EVi < Vref -> Vo Switches from

+Vsoit to -Vsoit

ii, Investing comparator.

[Vi > Vref. -> Vo Switches + Vsat to -Vsat]

Vi < Vref -> Vo Switches - Vset to + Vsat]



* A fixed het voltage vies (IV) is applied to Inverting (-) ilp and time varying signal voltage vi is applied to non-Inverting terminal this circuit is called as non-Inverting comparator.


for Vix Vref, Vo = -Vsat [~VEE] Vi>Vref, Vo = +Vsat [~Vcc]


* Thus of voltage vo changes from one saturation level to another saturation level. A sinusoidal input wave converts into square wave input.

* The comparator is of analog. to-digital converter.

* The diodes D, & D. protects the op-Amp from damage due to encess input voltage v. Due to these diodes. The difference ilp voltage Vid of op-Amp is clamped to ±0.7 V. Hence diodes are called clamp diodes.

Vref. obtained by using lown ov; Potentiometer which forms I Voltage divider. with supply vollage v+ & v with wiper connected to 1-)





(b) Vref -> Negative.


*Inverting Compagator:-

A fixed reference voltage Vref (IV) is applied to non-Inverting input and time varying signal voltage Vi is applied to Inverting (-) input. This circuit is trouve as Inverting comparator

for vi L Vref, vo = + Veat (~ Vec)

V: > Vred , Vo = - Vsat (NVEE)

*Thus output vollage vo changes from one saturation to other level. In practical comparator viet is obtained by using 10 ks. potentiometer which forms voltage divides with supply vollage V+ & V with wiper connected to (+) input terminal.



* Zero Crossing Detector :
The basic comparator can be used as zero crossing delector provided vseg = ov

protective add o+v

Prolection of Vo

Zero crossing Detector.

* This cht converts sine wave into square wave called square wave generator.

the old wave form, vo driven into motor ve saturation. when ilp vollage vi

Passes through Belo in the direction mit

* Also olp waveform (vo) driven + Vsat into +ve saturation when ilp of vollage vi passes through Zero - Vsat in -ve direction.

* Window detector:

*The window detector is circuit which is used to mark the instant at which an unknown 1/p is blue two threshold levels.

* A three level detector with three indicator circuit


* there are three indicator

Yellow (LED3) - ilp too low (23V)

Green (LED2) - sale ilp (3-6V)

Red [LED1] - high ilp (>6V)

Vi LVr, No = + Vsat



Level comparator with Indicator.


Red (LEDI) Input (volts) Yellow (LED3) Green (LED2) 044 off ON less than 3V B/w 34 & 64 off off ON Greater Hantv Off off

*Time Marker Generator:-

* The olp of the Zero crossing detector is differentiated by an RC ckt (RCKKT) such that V' is in Series of

positive negative spikes

* The negative postion is clipped off after passing through the diode (D). This cxt converts sinusoidal into train of pulses of spacing (T) and used for triggering monostable, scr, sweep voltage of CRT etc.



+ Phase Detector: -

*The phase angle 1010 two voltages can be measured Using time marker generator Both voltages are converted into spikes and time interval blue pulse spikes of one ilp and that of other is measured.

*A time interval is proportional to phase difference One can measure phase angles from 0° to 360 with such circuit.

* Schmitt Trigger: - [Regenerative comparator]: -* If positive feedback is added to the compagator

circuit the gain can be increased greatly. Thus transfer curre of comparator becomes closed to Ideal-curve.

* If loop gain is adjusted to unity then gain with Leedback Avy becomes infinite. This nesults in an

adrupt transition between extreme values of output voltage *In practical circuit, it is not possible to maintain loopgain exactly equal to unity for long time because of supply voltage and temperature variation. so value greater than one chosen.

* This gives an output waveform discontinuous at comparison vollage. This cht exhibits phenomenon called

Hysterisis.

* The negenerative comparator circuit also called schmitt

Trigges.

The input vollage is applied to inverting input terminal and -feedback voltage applied to non-Investing input terminal. *The ilp vollage v: triggers the olp vollage at every time. It exceeds the certain voltage level. These voltage levels are called upper threshold voltage (VuTP) and lower threeshold

* the Hysterisis width is the difference blue two thousand

Voltages. VH = VOT - VLT

-lig. Schmitt Trigger

$$\frac{I_1 = 0 + I_3}{V_b - V_0} = \frac{V_{ref} - V_b}{R_L}$$


-Apply KCL at rook'bl I1 = I2 + I3 As per Ideal characteristics Rin=00 Pin = T2 = 0.


$$V_{UT} = \frac{R_2}{R_1 + R_2} (+V_{Sat})$$

$$V_{LT} = \frac{R_2}{R_1 + R_2} \left(-V_{sat}\right)$$

+ Hysterisis width! -

Différence blu VUT & VIT





Input and output waveforms.


Hysteresis loop.

* Astable Multivibrator: - (square wave Generator).

* The astable Multivibrator contains two states . The two states are quasi-stable state . The output will vary between these two states only.

*The op-Amp square wave generator called free nunning oscillator, uses principle of generation of square wave olp by forcing the op-Amp to operate in saturation region.

* The positive feedback is given. The fraction B= R2/R1+R2 of output is feedback to non-Inverting ilp terminal. The Gefrence voltage Vred is BVo and Vo takes on saturates blue + Vsat (07) - Vsat. so the value is + BVsat (07) - BVsat.



This is also comparator

Hence ve will compares with

Voef:

Voef:

Voef:

Ve > B Vsat; Vo = -Vsat

Ve < B Vsat; Vo = +Vsat

B = Re

Re

* The old is feedback to inverting terminal by a low Pass Rc circuit

* consider an instant of time when olp is + vsat The capacitor starts charging towards + Vsat through 9 esistor R. The voltage at Live) non-Inverting terminal hold at +BNgat by R, & R2 Combinations

* when the voltage at (-) inverting terminal becomes Just greater than the reference voltage the olp voltage is driven to -Vsat

* At this instant, the voltage across the capacitor is +BVsat it begins to discharge through Rie charges towards -Vsat

* When the old voltage switches to - Vsat, the Capacitor charges more and more negatively until its voltage just exceeds - BYsat. The output switches back to + Vsat. This Cycle repeats.


* Expression for frequency:

*The frequency is determined by the time it takes the

Capacitor to charge from -Bysat to Horsat and +vsat

Vice-Versa.

* The voltage across the capacitor as function - Broat of time is given by



Wave form

Where Vg = final vollage = + Vseit

and vi = - Bysat

Velto = Vsat + [-BVsat - Vsat Je-+ Re = Vsat - [I+B] = + |Re Vsat Vc (+) = Vsat - Vsat [1+13] et | RC At t=T, , Vo (t) = B Vsal BVsat = Vsat - Vsat [1+B] = TilRC Vsat[1+B]=Ti/Re = Vsat[1-B] e-TilRe [1-13] e T./Re = 1+B Apply natural logarithm (In) on both sides $\frac{1}{1-B} = \ln \left(\frac{1+B}{1-B} \right)$ T, = Rc ln [1+13] *This gives only one-half of period. The total time-period given by T=21, =) T=2Rc ln 1+B * output waveform is symmetrical frequency of oscillation given by f= greln[1+B] for R=R2, B=0.5 & T= Rcln(3) T=1.1 RC.

4 The monostable multivibriator has one stable state and other as quasi stable state the ckt is useful for generating single of pulse of adjustable time duration in response to triggering pulse.

*The width of the pulse depends on the only one external components connected to the Op-Amp. This is modified form

of Astable multivibrator.

*Initially assume the output voltage is tVsat. The diade D1 is forward biased the sapacitor and it clamps to 0.7v, the voltage across the capacitor will be the forward voltage drop of the diode i.e. $v_c = 0.7v$. A negative going pulse signal of magnitude V1 passing through the differentiator R4C4 and the diode D2 produces a negative going triggering pulse and is applied to the (+) non-Investing input

* Assume that in stable state the olp voltage vo is + Vsat, the

capacitor waveform - viet

diode D, conducts and Ve the voltage across the capacitoric gets clamped to +0.7v. The voltage at

the ilp terminal through Ri & Rz vollage divider No is + 3 Vsat * If negative trigger of magnitude v, is applied to the TIP terminal . so that the effective effiginal at this terminal is less than 0.7 ie [BVsat+1-V.) x0.7V] the olp of op-Amp will switch from + Vsat to - Vsat AThe diode will now get geverse biased and capacitor starts discharging exponentially to - Vsat through resistance R. The vollage at (+) ilp terminal is now - Bysat * When the capacitor voltage vc becomes just slightly mose negative than -bysat the olp of op-Amp switches back to +Vsat. The capacitor c now starts charging to + vsat through R until ve is 0.7 v as capacitor c gets clamped to vollage * calculation of pulse width (T) of Monostable Multivibrator *The general solution for single time constant low pass RC ckt with v: & Vf as initial & tinal values. Vc = Vg + (v; - Vg) = t/Rc Vi = Vp (diode forward voltage) Vg = - Vsat Ye= -Vsat + (VD+Vsat) e-t/RC At t=T VC = -BVsat (01) No = -BVsat · - Vsat B = - Vsat + (Vo + Vsat) e T/RC

Vsat (1-b) = [Vo+Vsat] e-T/RC

e+T/RC (1-b) = [Vo+Vsat]

e-T/RC [1-b] = [1+ Vo
Vsat]

e+T/RC = [1+ Vo/Vsat]

[1-b]

Apply natural logarithm on b.s

$$T = ln [1+ Vo/Vsat]

T = Rc ln [1+ Vo/Vsat]

Where b = R2

R1+R2

For Vsat >> Vo & R1=R2 with b=0.5 then

then T=0.69RC$$

* Triangular waveform Generator:


* A triangular waveform: Because of its linearity it can be used in

· Analog - to Digital Convertor (ADC)

· pulse width modulation [PWH] circuits

Ly Hotor drives control cisicuits.


*A triangular waveform is generaled by integrating a square waveform. A triangular wave generator formed by converting an integrator to square wave generator.



* The amplitude of square wave is constant at ± Vsat. The amplitude of triangular wave will decrease as frequency increases.

* This is because the greatance of capacitor of in feedback circuit decreases at high frequency's. A gesistance R4 is connected across of to avoid the saturation problem at low frequencies in case of practical Integrator.

*Another triangular wave generator using lesser number of Components. It basically consists of two level composatos followed by integrator . The olp of comparator A, is 39 was wave of amplitude + vsat and applied to (-ve) Investing it terminal of Integrator 1, producing triangular waveform. Athis triangular waveform is feedback as ilp to comparator A, through a voltage divided R2 & R3.



Schmitt Trigger

Loaveform generator [using less no. of componen

* operation! -

* consider that olp of comparator A, is at + vsat. The + Vsat is an IP to the Integrator Az. The olp of Az 18 - Ve going gamp.

* Thus one end of vollage divides R. Rs is at positive saturation + Vsat of A, and other is negative going samp

AAt time tet, when negative going samp atlains certain Value - Vramp, the effective vollage at point P is slight less than or hence olp of A, will switch from the

saturation + Vsat to -ve saturation - Vsat

* During the time when olp of A, is at -Vsat the olp of Az increases in the direction until it reaches through *At time total the vollage at point p is slightly more than or, hence ofp of A, will switch from -ve saturation-Sat

*The cycle superat and hence generates a triangular Maveform the frequencies of square wave and triangular

wave are the same.

to positive saturation + Vsat

* the amplitude of triangular wave depends on Rc Value of Antegrator Az and olp vollage levels of A, The desired amplitude can be set by using appropriate. Zeners diades.

* Frequency of Triangular wave:-

when the olp of comparator A1 is + Vsat the olp of Integrator A, decreases until it reaches - Vramp. At this time tet, olp of A, switches from + Vsat to - Vsat · vollage at point p is ov.

> - Vramp > developed across R2. + Vsat > developed across R3 - Vramp = + Vsat

$$\frac{100}{\text{V-vamp}} = \frac{-R_2}{R_3} \left(+ \text{V-sat} \right)$$

As increases until it reaches + Vsat the old of Inlegator of of As switches from - Vsat to + Vsat vollage at point p is ov.

+ Vramp - developed across R2

-Vsat - developed across R2

+ Vramp = - (-Vsat)

*The peak to peak amplitude of the triangular waveform

$$\left[\begin{array}{c} V_{O(P-P)} = + V_{ramp} - (-V_{samp}) \\ \hline \\ V_{O(P-P)} = \frac{2R_2}{R_3} (V_{sat}) \\ \hline \\ R_3 \end{array} \right]$$

Veat = | +Veat | = | -Veat |

* The amplitude of triangular wave decreases with an increase in R3 the time taken for ofp to switch from -Vramp to + Vramp is half the time period the substituting these values in basic Integrator equating we have


* Oscillatogs :-


* The basic structure of sine-wave oscillator comprises of an Amplifier with gain in and frequency selective feedback network. with transfer gatio to

*An oscillator is a cht that generates repetitive waveform of fixed amplitude and frequency without any external input signal. It is used in gradio, television, computers and communications.

*Principle:-

An oscillator is type of feedback amplifier in which part of output is feedback to input through feedback cincuit. * It signal feedback is of proper magnitude and phase ckt produces alternating currents (on vollages





Block Diagram.

* Here the input voltage is 3ego (Vin=0] It uses positive f/b. Gain with positive f/b:

Vd = Vin + Vg.

Also A = No => Vo = A Vd

B= 7 => A= Bro

: Va = BVo + Vin Vo = BVo +Vin

A -> open loop gain B - feedback natio.


Vo=A|3Vo+Vin(A) Vo[1-AB] = AVin At = Vo = H for Vin=0 & Vo +0 => [AB=1] In polar form, AB=1 L0° or 360° * Barkhausen criterion! · The oscillator should satisfy two conditions for southind oscillation in Magnitude of (or) product of feedback factor and loop gain AB must be equal to unity IABI=1 ii. Total phase shift of loop gain (ABI must be equal to 0° or 360° *If the amplifier causes phase shift of 180°, the flb ext must provide phase shift of 180° 80 that total phase shift around the loop is 360°. * The type of waveform generated by an oscillator depends upon components in the ckt and may be sinusoidal, square lon Triangular (i, 1ABI>1 for IABI>1 the olp ascillates but produces growing type Oscillations. il IABIXI for IABILI the olp oscillates but produces decaying type oscillations. (iii) 1AB = 1 for IABI=1, the olp oscillates but produces sustained type oscillations

* Rc phase shift oscillators:-

*The Rc phase shift oscillator circuits of an op-Amp as amplifying slages and three Rc cascaded networks as feedback circuit. The feedback circuit provides flb vollages from the OIP back to IIP of the amplifies.

* An op-Amp used in Inverting mode and provides 180° phase shift An additional 180° phase shift is provided by cascaded Rc n/w to obtain to tal phase shift around closed loop as 360° (or) 0°.


* The flb nlw consists of three identical Rc stages Each of Rc phase shift stages provides 60° phase-shift such that total phase shift due to flb nlw is 180°.



* Frequency of oscillations:

At particular frequency when phase shift of caused Rc network is exactly 180° and gain of amplifier is sufficiently large the ckt will oscillates at that frequency. This frequency is called frequency of oscillations.

* Derivation for frequency of oscillations:-Transfer function of Rc flb network.



$$D = \begin{cases} \frac{1+3RC}{5c} - R & D \\ -R & \frac{1+25CR}{5c} - R \\ D & -R & \frac{1+25CR}{5c} \end{cases}$$

$$= \begin{cases} \frac{1+3CR}{5c} \left[\frac{(1+25CR)^2}{5c} \right] + \frac{(-R)(-R)}{5c} + R \left[\frac{(-R)(-R)(-R)}{5c} \right] + O \\ \frac{1+3CR}{5c} \left[\frac{(1+25CR)^2}{5c} - R^2 \right] + R \left[-\frac{R(-R)(-R)(-R)}{5c} \right] + O \\ \frac{1+3CR}{5c} \left[\frac{(1+25CR)^2}{5c} - R^2 \right] + R \left[-\frac{R(-R)(-R)(-R)(-R)}{5c} \right] + O \\ \frac{1+3CR}{5c} \left[\frac{(1+25CR)^2}{5c} - R^2 \right] + O \\ \frac{1+3CR}{5c} \left[\frac{(1+25R)^2}{5c} + \frac{R^2}{5c} + \frac{R^2}$$

For
$$T_{3} = \frac{D_{3}}{D}$$

$$D_{3} = \begin{cases} \frac{1+3Rc}{5c} & -R & V_{0} \\ -R & \frac{1+3Rc}{5c} & 0 \end{cases}$$

$$= \frac{1+3Rc}{5c} (0-0) + R(0-0] + V_{0}(\xi R)(-R) - 0$$

$$D_{3} = V_{0}R^{3} \qquad V_{1} = T_{3}R$$

$$V_{1} = T_{3}R = \frac{D_{3}}{D}R = \frac{V_{0}R^{3}s^{3}c^{3}}{1+5scR+6s^{2}R^{2}c^{2}+s^{3}c^{2}R^{3}}$$
Substituting value of T_{2} in Vo then
$$B = \frac{V_{3}}{V_{0}} \implies V_{3} = \frac{3V_{0}}{1+5scR+6s^{2}R^{2}c^{2}+s^{2}R^{3}c^{2}}$$
Replacing $S = J_{0}$; S^{2} by J_{0} by

[1-5x2]+dx[6-x2] To have phase shift of 180° imaginally part of Denominator must be zero. $\alpha [6-\alpha^2] = 0 \Rightarrow \alpha^2 = 6 \Rightarrow [\alpha = \sqrt{6}]$ w= 1 => 2TB = 1 RCV6. J= JTRCV6 * Expression for gain! Imaginary part is zero. $\beta = \frac{1}{1 - 5k^2}$ $B = \frac{1}{1 - 5(6)} = \frac{1}{1 - 30} = -\frac{1}{29}.$ $1|3| = \frac{1}{29}$ for sustained oscillations 1AB1 > 1 1A11B1 >1 1A1 > 1 > 1/29 11A1 329

for ascillations to occur gain of op-Amp must be equal to (or) greater than 29, which can be adjusted using the gresistons Rf & R, + Advantages:-

· Circuit is simple to design

· Produces ofp over Af garge

· Produces sinusoidal waveform as olp.

. It is fixed frequency oscillators.

+ Disadvantages :-

The frequency stability is poor due to the charge in Values of various components due to effect of temp.

* For an RC phase shift oscillators ext with identical phase-shift nlw of R=10KSI, C=0.01EUF used. Determine the frequency of oscillations.

R=10152

C= 0.01 pt


I = TRCV6

= 2×3·14×10×103×0·01×106×16


f = 6.497 KHZ.

*Wein Bridge oscillaton:-

· Wien bridge oscillator becomes the most popular audio frequency sange signal generator circuit



wein bridge oscillator.



wein bridge oscillator showing bridge nelwork. *The wein bridge ckt is connected blue the amplifier ilp and olp terminal. The flb nlw is called had-lag while at low frequency it acks like lead while at high frequency it acts as lag n/w.

*The feedback signal in this ckt is connect to non-Investing ilp terminal so that the op-Amp working as a non-Investing Amplifier.

to the flb nlw need not provide any phase-shift. The wien bridge has series Rc nlw in one arm & parallel Rc nlw in adjoining arm.

The condition of zero phase shift around the cht is achieved by balancing the bridge.

*The olp Ac signal of the op-Amp amplifier is floto point A of the bridge. The flb signal Vf across the parallel combination R2C2 is applied to the non-Inverting ilp terminal of the op-Amp.

* Analysis !-

Gain of op-Amp is given by $A = 1 + \frac{Rg}{R_1}$

where
$$Z_1 = R_1 + \frac{1}{5C_1} = \frac{SC_1R_1 + 1}{8C_1}$$

$$\frac{Z_{2} - R_{2} \frac{1}{3R_{2}}}{8R_{2}C_{2}+1} = \frac{R_{2}}{1+SR_{2}C_{2}}$$

Sub. values of Z, & Z, we get

$$\beta = \frac{R_2}{(1+5R_2C_2)}$$

$$\frac{1+5C_1R_1}{3C_1} + \frac{R_2}{1+5R_2C_2}$$

$$(1+3R_{1}C_{1})$$

$$(1+3R_{1}C_{1})$$

$$(1+3R_{2}C_{1})$$

$$(1+3R_{1}C_{1})$$

$$(1+3R_{2}C_{1})$$

$$(1+3R_{2}C_{1})$$

$$1+3(R_{1}C_{1}+R_{2}C_{2}+R_{2}C_{1})+6^{2}R_{1}R_{2}C_{1}C_{2}$$

$$put s=j\omega$$

$$b=j\omega R_{2}C_{1}$$

$$1+j\omega(R_{1}C_{1}+R_{2}C_{2}+R_{2}C_{1})-\omega^{2}R_{1}R_{2}C_{1}C_{2}$$

$$for R to be neal quantity$$

$$neal part = 0$$

$$1-\omega^{2}R_{1}R_{2}C_{1}C_{2}=0$$

$$\omega^{2}R_{1}R_{2}C_{1}C_{2}=0$$

$$\omega^{2}=\frac{1}{R_{1}R_{2}C_{1}C_{2}}$$

$$\omega=\frac{1}{\sqrt{R_{1}R_{2}C_{1}C_{2}}}$$

$$let R_{1}=R_{2}=R_{1}; C_{1}=C_{2}=C$$

$$\int_{0}^{\infty}\frac{1}{\sqrt{R_{1}R_{2}C_{1}C_{2}}}$$

$$let R_{1}=R_{2}=R_{1}; C_{1}=C_{2}=C$$

condition for oscillations

[head part = 0]

-for R1=R2=R & C1=C2=C

1ABI >1 [sustained oscillations]

1A1 > 3. [: |A||B|21 => |A||1/3/>] =>

Here A = 1+ Rg = 3

$$\frac{R_J}{R_I} = 3 - 1 \Rightarrow \frac{R_J}{R_I} = 2 \Rightarrow R_J = 2R_J$$

*Advantages:-

. The ckt provides good frequency stability

· It provides sinusoidal waveform.

* Disadvantagu: -

· The circuit cannot generate very high frequencies * log and Antilog Amplifier:

. There are several applications of logs and antilogs Amplifies.

Antilog computation nequires functions like lnz, logn, sin.

· log Amplifiers used to compress dynamic hange of signal and also used in digital voltmeter and spectrum analyses.

· log and Antilog amplifiers are useful in signal compression, Multiplication and division of signals, finding spots and power of signal.

the log amp ckt

Consists of a ground


base transistor placed

in feedback path.

*Since the collector

is held at virtual

ground and base is



Fundamental Log-Amp ciacuit

also grounded, the transistors voltage and current helationship becomes similar to that of diode and given by

Since Ic = If for grounded base transistor.

Where Is - Emitter Saturation current.

k - Boltamann's constant

T - Absolute Temperature

$$e^{q\sqrt{E}/kT} = \frac{I_c}{I_s} + 1 \qquad \left[\frac{I_c}{I_s} + 1 \approx \frac{I_c}{I_s}\right]$$


Taking natural log on both sides then

$$\frac{q_{VE}}{kT} = ln\left(\frac{P_c}{T_s}\right)$$

$$V_0 = -\frac{kT}{9} ln \left[\frac{V_i}{V_{red}} \right]$$

The olp voltage is proportional to the logarithm of the

* Antilog Amplifier!



Anti log Amplisier

* The ilp Vi for the antilog Amplified is fed into the temperature compensating vollage divider R, & Ric and then to base of Q2

* The Olp Vo of antilog Amplifies is fealback to Inverting ilp of A, through sesistor R,

+ The base to emitter voltage of transistor Q, & Q, written as.

Since the base Q, is tied to ground we get $V_A := -V_{Q_1}B_{-E} = -\frac{KT}{9} \ln \left[\frac{V_0}{R_1 P_s} \right]$

The base voltage vB of Q, is

[VB Bons- Vollage divida

Applying KVL to Q2 [vollage at Emitter of D]

But the Emitter Voltage of 62 is VA

$$-\frac{kT}{q} \ln \left[\frac{v_0}{R_1 R_2} \right] = \left[\frac{R_R}{R_3 + R_{10}} \right] V_1 - \frac{kT}{q} \ln \left[\frac{v_{eeg}}{R_1 S_3} \right]$$

$$\left[\frac{R_{10}}{R_3 + R_{10}} \right] V_1 = \frac{KT}{q} \ln \left[\frac{v_0}{R_1 S_3} \right] - \frac{kT}{q} \ln \left[\frac{v_0}{R_1 S_3} \right]$$

$$\left[\frac{R_{10}}{R_3 + R_{10}} \right] V_1 = \frac{KT}{q} \ln \left[\frac{v_0}{R_1 S_3} \right] - \frac{v_{eeg}}{R_1 S_3} \right]$$

$$-\frac{q}{kT} \left[\frac{R_{10}}{R_3 + R_{10}} \right] V_1 = \ln \left[\frac{v_0}{v_{eeg}} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_3 + R_{10}} \right] V_1 = \ln \left[\frac{v_0}{v_{eeg}} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_3 + R_{10}} \right] V_1 = \ln \left[\frac{v_0}{v_{eeg}} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_3 + R_{10}} \right] V_1 = \frac{q}{kT} \left[\frac{v_0}{R_3 + R_{10}} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_3 + R_{10}} \right] V_1 = \frac{q}{kT} \left[\frac{v_0}{R_3 + R_{10}} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_3 + R_{10}} \right] V_1 = \frac{q}{kT} \left[\frac{v_0}{R_3 + R_{10}} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_3 + R_{10}} \right] V_1 = \frac{q}{kT} \left[\frac{v_0}{R_1 S_3} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_1 S_3} \right] V_1 = \frac{q}{kT} \left[\frac{v_0}{R_1 S_3} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_1 S_3} \right] V_1 = \frac{q}{kT} \left[\frac{v_0}{R_1 S_3} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_1 S_3} \right] V_1 = \frac{q}{kT} \left[\frac{v_0}{R_1 S_3} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_1 S_3} \right] V_1 = \frac{q}{kT} \left[\frac{v_0}{R_1 S_3} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_1 S_3} \right] V_1 = \frac{q}{kT} \left[\frac{v_0}{R_1 S_3} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_1 S_3} \right] V_1 = \frac{q}{kT} \left[\frac{v_0}{R_1 S_3} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_1 S_3} \right] V_1 = \frac{q}{kT} \left[\frac{v_0}{R_1 S_3} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_1 S_3} \right] V_1 = \frac{q}{kT} \left[\frac{v_0}{R_1 S_3} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_1 S_3} \right] V_1 = \frac{q}{kT} \left[\frac{v_0}{R_1 S_3} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_1 S_3} \right] V_1 = \frac{q}{kT} \left[\frac{v_0}{R_1 S_3} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_1 S_3} \right] V_1 = \frac{q}{R_1 S_3} \left[\frac{v_0}{R_1 S_3} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_1 S_3} \right] V_1 = \frac{q}{R_1 S_3} \left[\frac{v_0}{R_1 S_3} \right]$$

$$= \frac{q}{kT} \left[\frac{R_{10}}{R_1 S_3} \right] V_1 = \frac{q}{R_1 S_3} \left[\frac{v_0}{R_1 S_3} \right]$$

$$= \frac{q}{R_1 S_3} \left[\frac{v_0}{R_1 S_3} \right] V_1 = \frac{q}{R_1 S_3} \left[\frac{v_0}{R_1 S_3} \right]$$

$$= \frac{q}{R_1 S_3} \left[\frac{v_0}{R_1 S_3} \right] V_1 = \frac{q}{R_1 S_3} \left[\frac{v_0}{R_1 S_3} \right]$$

$$= \frac{q}{R_1 S_3} \left[\frac{v_0}{R$$

olp decreases by decade.


Scanned with CamScanner

* Multiplier and Divider! -· Analog Multiplies !-These are number of applications of Analog Multiplies · Frequency doubling · Measurement of great power · Detecting phase-angle difference blue two signals of equal frequency. · Multiplying two signals · Dividing one signal by another · Taking square 900t. · Squaring signal. *Multiplies!-Two input Signals Vy & Vy are provided Vx -· The Olp is the product of two ilps divided by Multiplies Symbol. Référence vollage Viel. *Thus olp voltage is scaled version of a & y ilps. The olp vollage given by · Vy LVred. Vied - is Internally set to lov Vo = Vavy

+ If both the ilp's are positive. Ic is said to be one quadrant multiplier. If one ilp is held the & other altered to swing both the & -ve. Ic is called

two-quadrant multiplies. It both the ilp's are either tvel-ve Ic is called four-quadrant multiplies.

*The best way to make ckt to multiply two ilp's is logantilog method. This method helies on mathematical helationship that sum of logarithm of two numbers equals logarithm of product of these numbers.



Block diagram of log-antilog multiplies.

Log Ampr grequire ilp's and reference voltage to be of some polarity. This grestricti the log-antilog multipliers to one-quadrant operation. A technique that provides four-quadrant multiplication is transconductance multiplier AD 533, AD 534, AD 633 -> 203

*Divider!-

*Division, the complement of multiplication can be accomplished by placing the multiplies cut element in OP-Amp's feedback loop.

* The olp voltage of divides with the ilp signals 1/2 & Va as divident & divisor respectively is given by

Vo = - Vref.
$$\frac{V_z}{V_n}$$

Proal: - op-Amp inverting terminal is at virtual ground. .. IZ = TA Iz = Vz Olp voltage va of multiplier is determined by multiplication of va & vy VA = Va Vy = Va Vo Vref Val VA = - IAR IA = -VA = -VA VO Veep. R. AS 12 = 1A Iz = - Va Vo Viel R Vo = - Vref · Vz Relota Multiplies Ic configured as divides

* squaring ckt !-The basic multiplier can be used to square any the or-re can be supresented by a voltage I number provider. The number Squaring ckt. blu o to Vsef. The voltage vi nepresenting the number is connected both the ilp's. *tinding square 900t! A Divides ckt can be used to find

Square-Roots by

Connecting both the Vin = ilps of multiplies to olp of an op-Amp. from figure NA = Vo Vred. · Vo = Vin Vref. Vo= Vrestvin & VA = -Vin

Thus of vollage vo is proportional to square goot of magnitude of vin.

MODULE-3 FILTER, TIMER AND PLL

*Filter: - Def: - Filters are circuits that are capable of Passing signals within a band of frequencies while rejecting (01) attenuating or blocking signals of frequencies outside this band This Property of filters is also called "frequency selectivity".

*Passive filters: - The circuit built using RC, RL, or RLC exts.


*Active filters: - The ckt that employe one or mose op. amps in the design an addition to nesistors and capacitors.

*Re filters used for audio or low frequency operation while Le filters used for radio frequency operation Crystals Provide stable operation at higher frequencies.


* Digital filters: - Digital filters are implemented using a digital computer or special purpose digital hardware.

* Analog filters: - Analog filters may be classified as either passive or active and are usually implemented with R, L and c components and operational Amplifiers.

* Representation of filter:-



Time domain



frequency domain. The filter can be represented in time domain and frequency domain as shown in figure.

the filter can easily analysed in frequency domain The transfer function of filter is natio of laplace transform of olp voltage to laplace transform of input voltage.

41(5) = Vols) Vils) Hldw) = Voldw)

2n polar form +140) = 1+1400) edBlos

where (Hldw) is Magnitude or gain function.

O(w) is phase function.

*Advantages of Active Filters over Passive

· Active filters can be designed to provide grequired gain and hence no attenuation as in the case of Passive filters.

· No loading effect, because of high input resistance and low output resistance of op-Amp.

· Active filters are cost effective as wide variety of economical op-amps are available.

* Application of Active filters:-

· Active filters are mainly used in communication and signal processing circuits.

. They are also employed in a wide shange of applications such as entertainment, medical electronics etc.

* The most commonly used felters:

i, Low-Pass filter


iii, High- pass filter

(iii, Band- Pass filter

iv, Band-Reject filter

v. All pass filter.

* Ideal and Practical characteristics of filter: & Low Pass filter: -A low pass filter allows low frequency signals and attenuates all other frequency. Gain A pass bard! Pass band stop bands Ideal. Pass band oxfxfn Stop band fofh. 1 Gain - Transition -> *Pass band!-Pass band of a _ Pass band filler is the garge of frequencies that are allowed to pass through the filter Bardwidth with minimum attenuation. Lusually defined as less than -3 dB of attenuation). · Transition gegion! - The transition Region where the fall-off occurs. · stop band: - stop band is the mange of frequencies that have the most attenuation. * critical frequency, fc (also called the certoff frequency defines the end of the passbard and normally specified at the point where the gresponse drops -3dB [to.4%) from the pass band gesponse.




*All pass filter: - The all pass filters passes all the frequencies but it produces the phase shift between

input and output.

* First onder Low pass filter: [Butterworth low pass filter]!

A first onder filter consists of a single Rc network connected to the (+ve) input terminal of op-Amp.

- The nesistors Ri & Rf determines the gain of the filter in pass band.
- · Allowing the flatest possible pass band, this filler is generally the most popular in use.



· low pass filter allows low frequencies and attenuates high frequencies.

The output voltage expression for non-Inverting op-Amp.
i.e The closed loop gain of the op-Amp is

where vo is the potential at the input terminal i.e voltage across capacitos.

$$\left(x_c = \frac{1}{j\omega_c}\right)$$

3ub. Egn (2, in Egn (1)

$$\frac{v_0}{v_i^*} = \left[1 + \frac{R_g}{R_1}\right] \left[\frac{1}{1 + j \omega R_c}\right]$$

$$\frac{v_0}{v_i} = A_f \cdot \frac{1}{1+j\omega Rc} \Rightarrow \frac{A_f}{1+j2\pi JRc}$$

phase angle $\Theta = -\tan^{4} \left[flg_{h} \right]$ At very low frequencies i.e f.zfh $\left| \frac{v_{0}}{v_{i}} \right| = A_{f}$ i.e constant.

. At $f = f_n$, $\left| \frac{v_0}{v_i^*} \right| = \frac{Af}{\sqrt{2}} = 0.707 \, Ag$.

·At very high frequencies i.e f>fh

* The frequency response of 1st onder Upf is shown in fig. It has man gain by at f=0H3.

* At f=fn the gain falls to 0.707 times the max.
gain As

* the freq: nange from 0 to In is called pass band gain

· for I > In the gain decreases at a constant rate of - 20 dBldecade.

. The freq. gange f>fn is called stop band.

* Designing steps:

1. choose the cutoff frequency.

2. choose capacitor value < 1 est.

3. find R= Infc

4. The nesistance les & R, Can be selected depending on the nequired gain in pass band.

$$A_{J} = 1 + \frac{R_{S}}{R_{i}}$$

* Design a low pass filter at a cutoff frequency of 15.9 kHz with a pass band gain 1.5. Given for= 15.9 KHZ Ar = 1.5 with we know that In = 3TIRC choose R. C=0.1 Mf, then R= 1 2×3·14×15·9×103×0·1×10-6 R = 10052 we know that Ag= 1+ Rg = 1.5 Kf = 0.5 Assume R, = 10ks then Rg = 5ks * first order High pass filter! - Gain (dB) High pass filter frequency nesponse. * HPF allows high frequencies and nejects low frequencies. The 1st order HPF formed by interchanging frequency. * The 1st order HPF with a lower cut-off frequency Il. At Il the magnitude of gain is 0.707 times its pass band value.

The output vollage of non-Inverting op-Amp is Vo = [1+ R+] VB - [] Where VB is the potential at the ilp terminal. i.e vollage across resistos. VB = Vi × R+×C = Vi x R R+ Junc VB = Vi x jwRc - 2 sub egn 21 in (1) We get. Vo = [1+ Rg] V, x dwRC Vo = [I+ R8] JURC

V: = [I+ R8] JURC Vo = [1+ R8] [1+ j2TIFRC] Vo = [1+ R8] [i+i[f] [] 1. fl= STRC vo = As [i(flsi)] => |vo | = As (flsi) 1+i(flsi) => |vo | = As (flsi) Divide the both numerator & denominator with [18] Vo = Af j(8/31)/j(8/31) 1+318/81) 3(8/81)

$$\frac{\sqrt{6}}{\sqrt{1}} = Af \cdot \frac{1}{1+\sqrt{3}|f|f|}$$

$$= Af \cdot \frac{1}{1+\sqrt{3}|f|f|}$$

$$= Af \cdot \frac{1}{1+\sqrt{3}|f|}$$

. At low frequencies i.e fl.f., | vo | ~0

At $f = f_{\ell}$, $\left| \frac{V_0}{V_i} \right| = \frac{AS}{V_0} = 0.707 AS$

At Higher frequencies i.e f>fe, | $\frac{V_0}{V_i}$ | = Af i.e constant The frequency gange o to fe is called 'stop bard' and f>f1 is called pass bard.

+ Design a 1st onder HPF with a certaff frequency of 400H3 & a pass band gain of 1

choose c=0.1 lef, then R= 27/dic

Af =1

We know that
$$f_{k} = \frac{1}{2\pi Rc}$$

where $c = 0.1$ left, then $c = \frac{1}{2\pi d_{k}c}$

we know that pass band gain $Ag = 1 + \frac{Rg}{\rho} = 1$


Belect Ri=10kg

+ Second order low pass Butterwoorth Filter:

. An improved filter gresponse can be obtained by using Second ogder active filter.

. The second onder filter consists of two Rc pairs and has a roll off sate of - 400 Bldecade. The general second-onder filter called sallen-key filter.

the gain of filter is decided by 4. 1/2, 1/3, 1/4 while the gain of filter is decided by the nesiston R. E. Rg.



General Second order [sallen key filter].

An op-Amp is connected in non-Inverting mode.

Vo = [1+ RS] VB — 0

$$V_B = \frac{V_o}{Af} - 2$$
 Where $A_g = \left[1 + \frac{R_g}{R_1}\right]$

-Apply nodal -Analysis at node 'A' (VA-Vi) Y, + (VA-Vo) Y3+ (VA-VB) Y2 = 0.

Apply nodal Analysis at node B. (VB-VA) 42 + VB 44 = 0. VBY2 - VAY2 + VBY4 = 0 VB[Y2+ Y4] = VAY2 $V_{A} = V_{B} \left[\frac{1}{1} + \frac{1}{1} \right] \Rightarrow V_{A} = \frac{V_{O}}{A_{J}} \left[\frac{1}{1} + \frac{1}{1} \right] - \left(\frac{1}{1} \cdot V_{B} = \frac{V_{O}}{A_{J}} \right)$ Sub. Egn @ in Egn 3 VolY2+ Y4) [Y1+ Y2+ Y3] - V0 Y3 - V0 Y2 = V; Y1 Vo (42+44) (41+42+43) - 43 - 42 J=V; 4, Vo [(Y2+Y4) (Y1+Y2+Y3) - Af Y2Y3 - Y2) = YiY, A1 4, 42 V: = (Y2+Y4) (Y1+Y2+Y3) - AfY2Y3-Y2 As 4, 42 Y, Y2 + Y2 + Y2 Y3 + Y, Y4 + Y2 Y4 + 2/3 Y4 - Af Y2 Y3 - X2 Af 4, 42 Y, Y2 + Y2 Y3 [1-AF] + Y4 [Y, +Y2+Y3]

To make second order upf choose Y, Y2= = & Y3 Y4 = 3 C. choose Y = Y2 = 1 and Y3 = Y4 = SC $\frac{V_0}{V_0} = H(s) = Af \cdot \frac{1}{R^2}$ 1 + Sc (+ + + Sc) + Sc [1-Af] As to 1+ SCR [2 + SC] + SCR [1-A] As 1+ 25CR + 3°C2R2 + SCR - SCRAF 1+35CR+5'c2R'-5CRAG 4+(5) = 3° 22 + SCR[3-A5]+1

Transfer function +115) of low pass fitter [second order] can be obtained by dividing NA & Da by $\frac{1}{R^2c^2}$ then we get $\frac{V_0(s)}{V_1(s)} = \frac{V_0(s)}{S^2+\frac{1}{R^2c}} = \frac{A_0/R^2c^2}{S^2+\frac{1}{R^2c}}$

comparing with equation [standard form of any second

$$H(S) = \frac{V_0(S)}{V_i(S)} = \frac{A_0 \omega_n^2}{S^2 + \alpha \omega_n S + \omega_n^2}.$$

X = 3-Af & wh = 1/Rc

Ar - Gain [Non- 2nverting]

wn - Upper cutoff freq. rad/sec

x - damping coefficient.

$$lon = \frac{1}{RC} \Rightarrow 2\pi dn = \frac{1}{RC} \quad (on) f_h = \frac{1}{2\pi RC}$$

put 5=jw and $\alpha=1.414$ the voltage gain magnitude of a second order low pass filter can be obtained as

$$|H(j\omega)| = |\frac{v_0}{v_i^*}| = \frac{A_f}{\sqrt{1+(\beta/g_h)^4}}$$

for 1th order low pass filter the magnitude of gain

* Design steps:-1. choose cut off freq. = The design can be simplified by selecting R_=R_=R & 3. Choose the Value of C ≤ 1 Mf. 4. calculate the value of R from the Egn. fr = DTIRC 5. Ap= (1+ Rd); for n=2 the damping factor x=1.414; A The pass band gain A0=3-x=3-1.414 Ao = 1. 586 . Rg = 0.536R1. R = 0.586 + Design a and onder Upf having cutoff freq. of 1 KH3 Draw its freq. response. Given In = 1kH2 We know that the aTTRE choose c= 0.1 uf then R= 1 => R= 1 => R= 1 => R= 1 => R= 1 == 2TIXIXIO3X0.1XIO we know that Rg: 0.586 R, choose Ri= 10ks then Rg= 5.86 ks

Frequency 91 is posses

|
$$\frac{V_0}{V_1}| = \frac{A_B}{\sqrt{1 + (H_{0h})^4}}$$
| We know that $A_g = 1 + R_g = 1 + 0.586 = 1.586$

| $\frac{V_0}{V_1}| = \frac{1.586}{\sqrt{1 + (H_{0h})^4}}$
| $\frac{V_0}{V_1}| = \frac{1.58}{\sqrt{1 + (H_{0h})^4}}$
| $\frac{V_0}{V_1}| = \frac{1.586}{\sqrt{1 + (H_0h_0)^4}}$
| $\frac{V_0}{V_1}| = \frac{1.586}{\sqrt{1 + (H_0h_0)^4}}$
|

* Higher onder low pass filter:-

. A second onder filter produces - 40 dB/decade holloff Rate in stop band. The goll off increases with increase in the order of the filter

+ Each increase in order will produce - 20dBldec. additional increases the goll off gate for nth order filter goll-off gate will be -nx redbldecade Ex: 5th order.

Roll off nate for different values of n. * Butterworth Polynomials: order factors of polynomials Sn+1 50+1.41450+1 (5,+1) (5,+5,+1) 3 [50+0.76550+1][50+1.84850+1] [5n+1][5n+0.6185n+1][5n+1.6185n+1] [sn+ 6.5185n+1][sn+1.4145n+1][sn+1.9325n+1] [Sn+1] [Sn+0.5455,+1] [Sn+1.2475,+1] [Sn+1.8045,+1] [sh+0-390sn+1][sh+1-11sn+1][sh+1-663sn+1] 8-[Sn+1-9625n+1]. Higher oader filter can be built by using cascading number of first & second order filter

Scanned with CamScanner

* Design a fourth onder Butterworth Low pass filter having Upper cut off frequency IKHZ. In the upper cut off frequency in = 1 kH3. choose c=0.14f. R= 1.6 Ks Here we get damping factors $\alpha_1 = 0.765 \, \xi \, d_2 = 1.848$. The pass bard gain of two quadratic factors are Ao1 = 3-0, = 3-0.765 = 2.236 Ao, = 3-42 = 3-1.848=1.152. . The transfer function of fourth onder low pass Butterworth filter is Sn+0.4658+1 8n+1.8485n+1 Now Ao, = 1+ R1 => 2.235 = 1+ R1 => R1 = 1.235 let Rg = 12.35 ks & Ri = 10 ks . - Then we get A0=2.235 $Ao_2 = 1 + \frac{RS_2}{Ri_2} =) 1.152 = 1 + \frac{RS_2}{Ri_2} =) \frac{RS_2}{Ri_2} = 0.152$ choose Riz = 100 ks2, Rg = 15.2 ks2 poots

* Second order High pass Butterworth filter: -+ High pass filter is the complement of the low pass fitter It is formed by interchanging R and c in the law pass configuration. RI Ve olt fil BR2 expression for second order filter General ASY, 42 Y142+ Y4 (Y1+ Y2+ Y3) + Y2 Y3[1-A5] for HPf put 4, = 4 = 8 = 4 = 7 = R $H(s) = \frac{V_0}{V_0} = \frac{Afs^2c^2}{v_0}$ 3c2+ 1 [SC+SC+ 1]+ SC[1-Af] Afs'c' 32+ 1 28c+ 1 + 5c (1-A) Afs2c2 8 c + 2 SC + 1 R2 + SC - Af. SC Ag s'cf 9 [52+ 25 + 1 + 8 AFS]

$$\frac{Ays^{2}}{s^{2} + \frac{3s}{Rc} + \frac{1}{R^{2}c^{2}} - Ar\frac{s}{Rc}}$$

$$\frac{Ars^{2}}{Rc} + \frac{3s}{R^{2}c^{2}} - Ar\frac{s}{Rc}$$

$$\frac{Ars^{2}}{s^{2} + \frac{s}{s} [3 - Ar] + \frac{1}{R^{2}c^{2}}}$$

comparing with the standard Eqn of second order system transfer function

$$-H(s) = \frac{V_0(s)}{V_1(s)} = \frac{Afs^2}{s^2 + \alpha w_1 s + w_2^2}$$

$$\omega_l = \frac{1}{Rc}$$
; $\alpha = 3 - A_f$; $\omega_l^2 = \frac{1}{Rc^2}$

$$2\pi J_1 = \frac{1}{RC} \Rightarrow J_1 = \frac{1}{2\pi RC}$$

$$-1.41(s) = \frac{A_f s^2}{s^2 + (3-A_f) \omega_l s + \omega_l^2}$$

Put 5=jw & (3-Af)=x.=1.414 the voltage gain magnitude of second order Hpf given by

$$H(j\omega) = \left|\frac{v_o}{v_i^*}\right| = \frac{Af}{\sqrt{1+(f^2/f)^4}}$$

Generalised expression for nth order Hpf.

$$|H(j\omega)| = \frac{Af}{\sqrt{1+(\beta y_g)^{2n}}}$$

* Design a HPF with cutoff freq. of lokets with a pass band gain of 1.5. Also plot the frequency Response for the designed filter.

> let c=0.02 est [2/est] lower cut off freq. f=10kH3.

$$R = \frac{1}{2\pi f_1 c} \Rightarrow R = \frac{1}{2x3.14 \times 10 \times 10^3 \times 0.02 \times 10^6}$$


R= 795.772 R= 1K2 Gain Af= 1.5

$$Af = 1 + \frac{R_s}{R_1} \Rightarrow 1.5 = 1 + \frac{R_s}{R_1} \Rightarrow 0.5R_1 = R_s$$

select Ri=10ks Rg=5ks.

To obtain frequency response consider the magnitude of transfer function of filter given by

$$\left|\frac{100}{1}\right| = \frac{Af}{\sqrt{1+|34|}^2} = \frac{1.8}{\sqrt{1+|30|}^2}$$



* Determine the order of UPF i.e to provide 400B attenuation at 10 = 2 Given to = 2

Transfer function of not order butterworth upf given by

$$\frac{11(\frac{1}{2})}{40} = 10^{-2} = 0.01 = 0.01 = \frac{1}{\sqrt{1+(\frac{1}{2})}}$$

$$\frac{1}{[1+(2)^{2n}]} = [0.01)^{2} \Rightarrow 1+(2)^{2n} = \frac{1}{[0.01)^{2}}$$

$$a^{20} = 10^4 - 1 = 9999 \Rightarrow 20 \log 2 = \log 99999$$

· order of the filter n=7.

*Bard pass filter [BPF].

A band pass filter has a pass band between low cut off frequencies for and fe such that for the any ilp frequency outside of this passband is attenuates. + Two types of band pass fillers are there which are classified based on the figure of meait (or) Quality Sactor (Q2).


In this type the band pass is wide and we get large Bw.


ii. for \$>10 the band pass filter called narrow band pass filter. The band pass is very narrow and the

BW is very small.

A wide band pass filter can be formed by simply cascading high-pass & low-pass section. If HPF & LPF are of first order then the band pass filter (BPF) is of first order with roll off ± godB | decade.

*2n HPf & LPf are of second onder the BPf is of second onder the order of BPF depends on onder of HPF & LPf. for BPF nesponse, -(+1 >>fr.





-frequency response.

*For wide band response, for must be greater than fe,
the voltage gain expression for the two sections are

given by

| vo | = Af [LPf]

| vi | = TH Shi

1 vol = Af (8/82) [HPf]

The overall gain wide band pass filter is the product of two gains $Afr = A_1 \cdot A_2$

$$\left|\frac{V_0}{V_1^2}\right| = \frac{Af_7\left[\beta |\beta_1|\right]}{\sqrt{\left[1+\left[\beta |\beta_1|\right]^2\right]\left[1+\beta |\beta_1|\right]^2}}$$

Aft = Total pass band gain Af, x Af,

I = input frequency

IL = lower cut off freq.

In : Higher cutoff freq

Design a wide band pass Tilter having - 1 = 400+13 & In = 2 kH3 and pass band gain of 4. find the value of a of the filter for Upf - h = = 1 choose 4 = 0.0111f $R_1 = \frac{1}{2\pi J_h c_1} = \frac{1}{2\times 3\cdot 14\times 2\times 10^3\times 0.01\times 10^6} = \frac{39-7.9\times 10^6}{2\times 3\cdot 14\times 2\times 10^3\times 0.01\times 10^6}$ for HPF $f_L = \frac{1}{2\pi R_0 C_0}$ choose $C_2 = 0.01 \mu f$ $R_2 = \frac{1}{2\pi d_1 C_2} = \frac{1}{2\times 3.14 \times 400 \times 0.01 \times 10^6} = 39.8 \times \Omega$ pass band gain Afr=4, Afr=2 Afr=2 Af = Af = 1+ Rf = 2 Ry = Ri let Ri = 10ks, Rg = 10ks for both lpf & Hpf So = VSHFL = V2000 x400 = 894.4 BW = SH-S1 = 2000 - 400 = 1600 Q = 894.4 = 0.56 obviously for wide band pass filter, Qis Very low i.e QL10.

* Narrow Band pass - silter:-





*The narrow Bpf uses only one op. Amp unlike two used by wide band pass filter.

is It has two feedback paths.

iii op-Amp is in inverting configuration

* Due to feedback path it is called multiple feedback filler.





*The input applied to the inverting input terminal. Thus op-Amp used in inverting configuration. Important parameters are fit, fr, for & Q.

Designing steps

Nor Narrow BPF AF < 202 - the gain must satisfies.

The Egn.

* An important advantage of multiple feedback filter is changing the center frequency.

* The new center frequency can be achieved by changing the Presistance R. without changing B. W & gain.

*Design a narrow BPF with two flb paths with fc=1.5 kHz @:7 & Af=15 calculate the new value of resistance in the ckt which change fc to 2kHz.

choose C1=C2=C=0.02 Uf

$$R_{1} = \frac{Q}{2\pi f_{c} CAf} = \frac{7}{2\times3.14\times1.5\times10^{3}\times0.02\times10^{6}\times15}$$

$$R_{2} = \frac{Q}{2\pi f_{c} C[AQ^{2}-Af]} = \frac{7}{2\times 3\cdot 14\times 1\cdot 5\times 10^{3}\times 0.02\times 10^{6}[2\times 49-16]}$$

Resistance R2 charged to get
$$f_c' = 2kH_3^2$$

$$R_2' = R_2 \left[\frac{g_c}{g_c'}\right]^2$$

$$= 447.4 \times \left[\frac{1.5}{2}\right]^2 = 257.6 \text{ s.}$$

* Band Reject filter:

The band Reject filter is also called as Band stop (or) Band elimination. In this filter frequencies are attenuated in Stop band and passed outside this band.


* They are classified into two types:

ci Narrow Band Reject filter.

i, Wide Band Reject filter.

* Narrow band Reject filter is commonly called as Notch Tilter and is useful for the nejection of a single frequency. Such as 50 Hz power line frequency hum.

Wide Band Reject filter:




BRf.

* Wide board stop filter consists of LPF, HPF and Summing amplifier. The LPF, HPF are excited by common input vo. *The output of LPF & HPF are given as i/p to inverting summing Amplifier.

*To obtain the better performance the wide band stop filter follows two conditions

in the low cut off frequency of of high pass filter must be greater than high cut off frequency of of upf

in the pass band gain of both LPF & HPF must be equal of simplicity the gain of summing amplifier is said to be the freq. of wide band stop filter is shown in fig. *Both LPF & HPF provided attenuation in stop band blw for & fil.



for fife Ton due to Upf filter.

* Design a WBRF having fn=400H3 & f1=2KH3 with a pass band gain of 2 find Q.

Given fi = 2kH3, fh = 400H3, Af = 2

choose 4 = 0.14f

$$R_1 = \frac{1}{2\pi \beta_1 C_1} = \frac{1}{2\pi \times 2 \times 10^3 \times 0.1 \times 10^6}$$


let Ri= 10ks then Rg=10ks.

Gain of inverting summing amplifier = 1.

all resistors are equal.

* Narrow Bard Reject filter [Notch filter]:-


Narrow BRf is used for Rejection of single frequency Buch as 50+13 power line frequency hum. It is also used in biomedical instrumentation and blanking of control line. *The best way to design a notch filter is to subtract band pass filter of from its ilp. The stop band of this filter is very narrow.




Notch nesponse


* The band pass filter has inverted transfer function is negative. Thus summer used instead of subtractor.

output as gain on




*This is transfer function of second order notch felter for wexwo & w>>wo gain of pass band is Ao and at w=wo gain is zero.





· Narrow BRf.

Another common Notch filter is Twin-TN/w The twin T-N/w consists of two TN/ws. One T-N/w consists of 2 Resistors one capacitors. while other T-N/w consists of 2 regaritors and one resistors.



Twin - T network.

By using this we can determine the In, BW. The frequency at which max attenuation occurs is called Notch frequency.

$$f_N = \frac{1}{2\pi Rc}$$

$$Q = \frac{f_0}{BW}$$

$$Q = \frac{1}{2(2-A_f)}$$
W.r.to gain

*All pass filter:-

All pass filter passes all frequency components of ilp signal without any attenuation and provides desired phase shift at different frequencies of ilp signal.


* when signals are transmitted over the transmission lines such as telephone wires, they undergo charge in phase.

*Thus phase changes can be compensated by all pass filter thus all pass filters are also called delay equalizers (or)

phase correctors Assume Rf = R,

* The olp vollage vo of filter can be obtained by using Super position theorem

Rg = R



the 555 times is highly stable device for generating accourate time delay or oscillations.


SE 555 | NE 555 - Available in two packages.


8 pin circular style, 8 pin DIP or 14 pin DIP.

*This provides time delay manging from used to hours while counter times provides maximum timing mange of days.

+ This can be used with supply voltage in the grange of +5 v to +18 v and can drive load upto 200mA. This is compatible with both TIL and cMos logic chts.

* the applications include oscillators, pulse generator, hamp and square wave generator, Monoshot multivibrator burglar alarm. traffic light control, voltage monitor etc.





Description:

*Three resistors of 5ks of internal resistors acts as a voltage divider, providing bias voltage (2) vec to upper comparator (vc) and (1) vec to lower comparator (LC) where as vec is the supply voltage

* since these two voltages fix necessary comparator threshold voltage, they also help in determining timing interval.

*The Ic 555 timer can be operated with supply voltage blu 4.5 v and 16 v

* In applications where no modulation is required, a capacitor (0.01 uf) connected between control voltage (pin5) and ground to by pass noise on ripple from supply.

*In stable state, the output Q of the control flipflop (ff) is high this makes the output low because of power amplifier which is basically an Inverter.


*A negative going trigger pulse is applied to pin 2 and should have its dc level greater than the threshold level of lower comparator (1/3 vcc).

*At negative going edge of trigger, as trigger passes through 1/3 vcc, the output of lower comparator goes high and sets ff [\$\overline{Q}=0, Q=1]

* During the positive encursion when the threshold vollage at pin6 passes through $\frac{2}{3}$ vec the output of upper comparator goes High and resets the ff [Q=0, Q=1]

*The neset input (pin 4) resets ff overriding the effect of any instruction coming to ff from lower comparators.

*The transister Q, serves as buffer to isolate the reset input from ff and the transister Q, Also Q is driven by an Internal reference vollage Vief obtained from supply vollage Vec + Monostable operation:



Monostable Multivibrator.

operation!


In stable state, ff holds transistors on (Q1) thus clamping the external timing capacitor 'c' to ground. The output remains at ground (1000).

As trigger passes through \frac{1}{3}\vec, ff is set i.e.

8=1, R=0 => \overline{Q}=0 [Q=1] This makes the transistor

a, off and short circuit across timing capacitor

c is released.



*This makes Q=1 -transistor Q1 goes on thereby discharging the capacitor 'c' rapidly to ground. The output returns to stable state Voltage across the capacitor is given by. Vc = Vcc [1-e-t/Rc] At t=T, Vc = = 2 Vcc 2 vd = vd[1-e+Rc] e-T/RC = 1/3 T= Rc In [/3.] T=1.1RC. Timing pulse :-Ne(V) OIP Vo(V) + VCC Reset OV. Reset pulse applied OIP after + Vec resetse applied.

* The timing interval is independent of the supply voltage once triggered the output remains in High state until time. I clapses which depends on value of R and c.

Any additional trigger pulse coming during this time will not change the output state. If a negative going reset pulse is applied to reset terminal [pin 4) during timing cycle transistor Q2 goes off, Q1 turns on and external timing capacitor c is immediately discharged


*The output Q2 is connected directly to input of Q, so as to turn on Q, immediately and thereby avoid

propagationed delay through the ff.

* Even if the neset of is neleased, output will still nemain low ontil negative going trigger pulse is again applied to pin2.

* Monostable ckt mis-triggers on positive edge pulses, even with control pin bypass capacitor. To prevent this modified ckt is used.


Missing pulse



*The gesister and capacitor combination forms the differentiator ext. During the positive going edge of trigger, diode D becomes forward biased, thereby limiting amplitude of pulse positive spike to 0.7v.

*Applications in Monostable Mode:

· Missing pulse Detector:-



Missing pulse Detector Monastable cht output of Missing pulse detector.

* whenever, input trigger is low, emitter diode of transistor Q is forward biased. The capacitor a gets clamped to 0.70. The output of timer goes High.

The circuit is designed such that the time period of monostable Lkt is slightly greater (1/3) than that of

triggering pulses.

+As long as trigger pulse train keeps coming at pin 2 the output remains High. If a pulse misses the trigger input is High and transistor a is cut off [off].

*The 555 times enters into normal state of Honosable operation. The output goes low after time T of monostot * This type of cht used to detect the missing heart beat It can also be used for speed control and measurement · PMP > When the base ilp is -ve then Q, - ON when trigger ilp high then Q, will be in off condition means missing condition · Whenever trigger ilp goes high the n-type base receives the value the Q will be off condition normal operation is nesumed back to monostable multivibrater * Linear Ramp Generiator: VCC SRI 555 output 3 5 O. Oluf Linear Ramp generator output at vollage at Pin

+A linear ramp can be generated using the linear samp generator. The gresistor R of the monostable CK+ is greplaced by constant current source. * The Capacitor voltage ve is charged linearly by the Constant current source formed by transistor 03. + The capacitor voltage ve given by where i- current supplied by the constant Verat current source. Ve= + i Jat Ve - It JE = JB+Jc Also B: Ic (01) Ic= BJB 1 30 0 0 1 3c : 2E = 2B+ B3B 3r = (1+B)2B. -lor 10>>1, 2== 13 18=2c -Applying KVL Eqn we get RI VCC - VBE = IERE ~ ICRE RITE VEL - VBE = IRE Where 38 - Base current Ic - collector corrent Ir . Emitter current B- current amplification factor of CE mode and is very high.

i = R₁V_{CC} - V_{BE} (R₁+R₂) - 2
R_E (R₁+R₂) - 2
Substituting value of current in V_C then
$$V_{C} = \begin{bmatrix} R_{1}V_{CC} - V_{BE} (R_{1}+R_{2}) \\ C R_{E} (R_{1}+R_{2}) \end{bmatrix} \times t$$

At time t=T the capacitor voltage vc becomes $\frac{2}{3}$ vc.

then $\frac{2}{3}$ vc. = $\left[\frac{R_1 \text{vcc} - \text{VBE}(R_1 + R_2)}{R_E(R_1 + R_2)}\right] \times \uparrow$


Thus the time period of linear namp generator given by


$$T = \left[\frac{2}{3} \text{Vcc} \right] R_E \left(R_1 + R_2 \right) C$$

$$R_1 \text{Vcc} - \text{VBE} \left(R_1 + R_2 \right)$$

*The capacitor discharges as soon as its voltage neaches $\frac{2}{3}$ vcc which is threshold of the upper comparator in monostable ckt functional diagram. The capacitor voltage remains 3ero until another trigger pulse is applied.

* A continuously triggered monostable ext when triggered * trequency Divides: by square wave generator can be used as frequency divider if timing interval is adjusted to be longer than the period of the triggering square- wave input signal. * The monostable Multivibrator will be triggered by first megative going edge of square wave input but the output will gernain High [due to greater timing interval] for next negative going edge of input equal-*The monoshot will be triggered on the third negative going input, depending on the choice of time delay. Hence in this way, the output can be made integral -functions of frequency of the input trigger squareto charge output triggers Output put T=2T f=1/T Freq. Divider cht Waveforms.





* The pint of discharging transistor Q, is connected to Junction of RA and RB. When the power supply vcc is ver with a time constant (RA + RB)c.

* During this time. Output (Pin3) is high [equal to Vac] as reset R=0 and set 5=1 and this combination makes Q=0 unclamping 14.

unclamping the timing capacitor c.

* Johen capacitor voltage equals [or just greater than] = vec the upper comparator triggers the control flip flop so that

*This in turn makes transistor Q, on and capacitor c starts discharging towards ground through RB and transistor Q, with time constant RBC. The current also flows into

transister Q, through RA.


* Resistors RA and RB must be large enough to limit this current and prevent damage to discharge transistra,

* During the discharge of timing capacitor c, as it heaches Coust less than J Vcc the lower comparator is triggered and at this slage 3=1, R=0 which turns Q=0.


* Q = 0 unclamps the external timing capacitor c, The capacitor is periodically charged and discharged between 3 vcc and \frac{1}{3} vcc resp.

* The length of time that output Germains High. is the time for capacitor to charge from 1/3 vec to

2/3 Vcc.



*The output is low, while the capacitor discharges from to gree and vollage across the capacitor is given by Ve Vectte Ve (+) = Vec e-t/RC 3 vde = = 2 vde e-tire t= 0.69RC tor given ckt tow = 0.69 RBC) Both RA and RB are in charge path but only RB in discharge path. Total time, T = taligh + tlow T= 0.69 (RA+RB)C+0.69RBC T= 0.69 (RA+2RB) C. f= 1 = 1.45 (RA+2RB)C The duty cycle is defined as the gatio of on total time period (T). [T= TON+TOFF] ton+toff. 10hen transister Q, is ON output goes low. U1. = trow x 100 = 0.69 RBK X100 0.69 (RA+2RB) 4 $D'/_{\circ} = \frac{R_{B}}{R_{B}+2R_{B}} \times 100.$ Hence with existing ckt it is not possible to have duty cycle more than 50%. Since thigh = 0.69cl RA+RB will always be greater than trow = 0.69 RBC.




and duty cycle D = RB RATRB

+ Resistors RA and RB should be made variable to allow adjustment as freq and pulse worldth.

* A series resistor of atleast 100.52 [fixed] must be added to each RA and RB this will limit peak current to discharge transistor Q, when variable resistors are of min value.

If RA=RB then 50% of duty cycle is achieved * Applications in Astable Mode:-



* In digital data communication binary coole is transmitted by shifting carrier freq. blue two present frequencies this type of transmission is called frequency shift keying (15x) technique.

4A 555 timer in astable mode can be used to generate fisk signal the standard digital data input frequency is 150 H3.

timer works in normal astable mode of operation.

freq. of old waveform given by.

fo = 1.45 (RA+2RB)C

*In tele-type writer using modular-demodulator [MODEN]
freq blue 1070 H3 to 1270 H3 is used to as one of
standard for signals.

The components RA and RB & capacitor c is selected such that fo = 10+0+3.

* When input is low of goes on and connects the


resistance Re across RA The output frequency is

given by

fo: 1.45

C[(RAIIRC)+2RB]

+ The resistance. Rc can be adjusted to get an output frequency of 1270 HZ.



*A 555 timer can be used as schmitt Trigger or 18 Squaring circuit

Here two internal comparators are tied together and enternally biased at Vec/2 through R, & R2.

* since the upper comparator will be trip at $\frac{2}{3}v_{ec}$ and lower comparator will trip at $\frac{1}{3}v_{ec}$ the bias provided by R, & R₂ is centered within these two threshold levels.

*Thus, sine wave of sufficient amplitude to exceed the 9reference levels causes the internal flipflop to alternately set and reset providing square wave output.

+ Here no freq. division takes place, unlike conventional multivibrator. The frequency of square. Wave gemains the same as that of input signal.

. The advancement in the field of integrated circuits, has become one of the main building blocks in the electronics technology.

. The phase locked loop (PLL) is an important building

block of linear systems.

· In present, the PLL is available as a single Ic in the SE/NE 560 Series [560, 561, 562, 564, 565 and 567) . The discrete I've are used to construct a pll.


* PLL Block Diagram:

The block diagram of PLL consists of: i phase detector / comparator

iii, Low pass filter.

iii) Error- Amplifies

iv, voltage controlled ascillator [vco].



The input signal v; with an input frequency fo is passed through a phase detector. A phase detector basically a comparator which compares the input frequency fi with the feedback frequency for *The phase detector provides an output error voltage VER = (fi+fo) which is a De voltage.

this De voltage is then passed on to an LPT. The Upf Germoves the high frequency noise and produces a steady De level. Vf (=fi-fo) Vf also grepresents the dynamic chagacteristics of the PLL.

the De level is then passed on to a vco. The output frequency of the vco Loo is directly proportional to the input frequency and output the input signal Both the input frequency and output frequency are compared and adjusted through feedback frequency are compared and adjusted through the input loops until the output frequency equals to the input

· Thus the PLL works in these stages - free Gunning.

capture and phase lock.

The free nunning stage nefers to the stage when there is no input vollage applied.


· As soon as the input frequency is applied the Voo starts to change and begin producing an output frequency for comparison this stage is called capture stage.

the frequency comparison stops as soon as the output frequency is adjusted to become equal to the input frequency. This stage is called the phase tocked state.


changes in incoming signals. The Gange of freq's over the ple can maintain lock with incoming signal is called lock-in- nange of tracking nange. It is expressed as percentage of fo, VCo frequency.

iii, capture Range: - The mange of freq's over which ple can & acquire lock with an input signal is called capture starge It is expressed as percentage of to. Mi Pull in time: The total time taken by pll to establish lock is called pull in time. This depends on initial phase and freq. difference blue two signals as well as on overall loop gain and loop filter characteristics. * voltage Controlled Oscillator (vco):-. The main function of the voo is to generate an output frequency that is directly proportional to the input vollage. * vco is a circuit at which output signal frequency is controlled by the input vollage. *The frequency of oscillation for the RC oscillator is f= dπRc : fα = decreases, It felecreases, cincreases the frequency of oscillation for the LC oscillator Vin lonve = - Sidt. [V= + Sidt) Vc= - Jdt => Vc= =t. Ve x = [Vin increases c'decreases] Vin lord x f x =

.. Hence the input voltage or control voltage and frequency of oscillation are directly proportional.




* Pin diagram :-



* VCO provides Simultaneous square wave and triangular wave outputs as a function of the input vollage. The frequency of oscillation is determined by the Presistor R and capacitor c along with the voltage ve applied to the control terminal.

A timing capacitor of is linearly charged condischarged by constant current source sink. The amount of current can be controlled by charging the voltage ve applied at the modulating input (pins) (or) by charging the timing gesister RT external to Ic chip.



* constant current source/sink will provides the constant current to buffer if they is increase or decreases in the depending on that capacitor charges or discharges. * Same voltage should be applied to modulating input (ve) pin 5 and to pin 6.

Then it forms loop. Apply KVL

Vcc - IRT -Vc = 0 => Vc = Vcc - IRT.

* The vollage across the capacitor of is applied to inverting input terminal of schmitt trigger Az via buffer amplifier A.

* The output vollage swing of schmitt trigger is designed to vice and 0.5 vice. If Ra=Rb in positive feedback loop vollage at non-investing input terminal of Az swings' from 0.5 vice to 0.25 vice

* When the vollage on capacitor Cq enceeds 0.5 vice during charging the output of schmitt trigger goes low [0.5 vice]. The capacitor now discharges and when it greaches 0.25 vice the output goes thigh (vice).

* Since the source and sink currents are equal capacitor charges and discharges for same amount of time.

This gives a triangular voltage waveform across Gralso available at pin 4. The square wave output of the schmitt trigger is inverted by inverter Az. and available at pin 3.

output
by As) o svec
output
by As) o svec
output
ou

Scanned with CamScanner

* calculation of output frequency: The total vollage on Capacitor changes from 0.25 vice to 0.5 Vec . Thus DV = 0.25 Vec [DV = V2-V, = 0.5-0.25 = 0.25 Ver] The capacitor charges with constant current source Ve= Esidt a die i sie die DT = 0.25 Vcc CT The time period (T) of triangular Wave-form. T=20t Frequency of oscillator to given by fo = 1 = 25T = 2 0.25 VCC CFT for Vcc - Vc 0.5Vcc GRT fo = 2[vcc - vc] VIC GRT


+The output frequency of voo can be charged either by changing i, RT ill, cor or ill, vollage ve at modulating input terminal pin 5. The voltage ve can be valied by connecting R. R. ckt.

* Phase Delector / comparator:

The Phase detection is most important part of pll system There are two types of phase detectors used - Analog and digital detectors.

is Analog Phase Detector:

The principle of analog phase detection uses switch type phase detector. An electronic switch is is opened and closed by signal coming from VCo [square wave].



the input signal is chopped at repetition mate determined by Vco frequency: The input signal vs assumed to be in phase in (\$=00) with voo output vo

+ since the switch 's' is closed only when vco output is the output waveform be will be half sinusoids similarly the output waveform for \$=90° and \$=180°. This type of Phase detector is called half wave detector . since the phase information for only one half of input waveform is detected and averaged

* The output of phase comparator when filtered through low pass filter gives an error signal which is average Value of output waveform. Also the error voltage (Ve) is Bero when the phase shift blue two inputs is 90°. Thus for perfect lock, voo output should be 90° out of Phase wirt input signal.

Analysis:

A Phase Comparator is basically a multiplier which multiplies input signal [vs=vssin [211fst)] by vco signal [Vo = Vosin[211fot+0]] Thus the phase comparator output.

1 Ve = KV5 Vo Sin (211 fst) Sin (211 fot + 4)

Where K-Phase comparator gain 0- phase shift blue input signal and vco output

Ve = KV5 Vo [COS (21) fst - 21) fot - \$ J - COS (21) fst + 21) fs

nohen at lock i.e [fs=fo]

Ve = KV5V0 [COS(-φ) - COS(21) × 2 fot+φ)]

+ This shows that phase comparator output contains double frequency term and de term [kvsvo] cosq Which vagies as function of phase of [1050] · The double freq term is eliminated by Upf and de signal is applied to modulating ilp terminal of vio In perfect locked state [fs=fo] d=90° [cos90=0] such that we get zero & error signal [ve=0] * Digital Phase Detector: It uses chos type 4070 Quad 3-input XOR gate. The output of xor gate is high when only one of input signal to or to is high this type of detector is used when both input signals are square waves. Vacolp Ex-OR phase detector Input & olp waveforms + the maximum de olp output vollage occurs when phase difference is TI because the olp of gate Germains high throughout . In land The slope of curve gives the conversion nate kp of the phase delector. 30 the conversion gratio K& for a supply voltage $V_{r} = \delta V$. Vec = 5v. Vic=Vsat. Kp= == 1.59 V/2ad. Vec/2

Phase detector. The cht is an R-s flip flop made by NOR gates (CD 4001).

*This ckt is useful when is Lincoming signal] and followful signal] of voot are both pulse waveform with duty cycle

less than 50%.

of Is and Io. The variation of de output voltage vs phase difference blo Is & To is observed.

* This type of detector has better capture tracking and locking characteristics as de output voltage is linear upto 360° compared to 180° in case of digital Ex-OR detector. *This detector is also available in independent Morolithic Ic form. En: MC4344/4044. This Ic gives input/output

transfer characteristics linear upto 411 rad or 720°.

\$ \$\frac{1}{4} \cdot \text{O} \text{400}|

\$ \$\frac{1}{4} \cdot \text{O} \text{400}|

\$ \$\frac{1}{4} \cdot \text{CD 400}|


\$ \$\frac{1}{4} \cd

*Application of PLL:The output from PLL system can be obtained either as Voltage signal V. (t) corresponding to error voltage in feedback loop or as frequency signal at VCO output terminal.

*The voltage output is used in freq discriminator application while the freq olp is used in signal conditioning,

freq. synthesis on alk necovery applications.

* frequency Multiplication / Division !-



A divide by 'N network is inserted blooved and phase comparator input In locked state, voo output freq. to is given by [fo-Nfs.]

the multiplication factor can be obtained by selecting proper scaling factor N of counter.

*freq. Multiplication can also be obtained by using pll in its harmonic locking mode If the input signal is rich in harmonics

En: Square wave, pulse train etc. Then voo can be directly locked to nth harmonic of i/p signal without

connecting any freq. divider in between. (1)


*As amplifiede of higher order harmonics becomes less
effective looking may not bke place for higher values
of n'. Typically noto.

*The cht can be used for freq division since voo off [square wave] is sich in harmonics it is possible to lock with harmonic of voo olp with 1/p signal for the olp to of voo is given by:

10 = fg

* Frequency Translation:

A schematic for shifting the freq. of an oscillator by small factor.



Pll used as frequency divider/ Translator.

*A miner Lmultiplier) & low pass filter are connected externally to pll the signal is which has to be shifted and output freq to of voo are applied as inputs to miner.


*The output of mixes contains the sum and difference of Is and To However the output of Upf contain only difference signal (for Is).

* The translation con offset frequency (f, LLfs) is applied to phase comparator when pil is in locked state.

10- fo = f, 3+ is possible to shift incoming freq. fo=fs+f1 Is by f,

in, AM Detection:-

A PLL Maybe used to demodulate AM signals.



Pll used as Am demodulator

* The PLL is locked to carrier frequency of incoming &m Signal. The output of VCO which has same freq. as carrier but unmodulated is fed to the multiplier.

* Since voo output is always 90° out of phase with the incoming Am signal under locked condition, Am input signal is also shifted in phase by 90° before being fed to multiplier * This makes both the signals applied to the multiplier in

same phase. The output of the multiplier contains both the sum and difference signals, the demodulated output

is obtained after filtering high freq. components by LPF.

* Since PLL responds only to carrier freq's close to voo output, pil Am detector exhibits high degree of selectivity and noise immunity which is not possible with the Conventional peak detector type Am modulator.


iv, frequency shift keying [fisk] Demodulator:-+In digital data communication and computer peripheral binary data is transmitted by means of carrier frequency which is shifted between two preset frequencies. + this type of data transmission is called frequency shift keying (FSK) technique. The binary data can be retrieved using for demodulator at receiving end 565 PLL is very useful as fsk dimodulator. As the signal appears at input, the loop locks to ilpfreq. and tracks it between two frequencies with corresp. dc shift at the output. * A three stage filler removes the carrier component and output signal is made byic compatible by voltage Comparator. Rc ladder 0.024 _0.02UF 110-70 -12-20H3) 0.oluf f8K Input book 36000 0.051 Isk Modulator

* Low pass filter: - The filter used in pll may be either passive type or active type of filter. R

31P from I olp to Amplified Input I Ampri.

(a) Low Pass filter

Scanned with CamScanner



*The low pass filter not only removes the high frequency components and noise, but also controls the alynamic characteristics of PIL. These characteristics include capture and lock gange, bandwidth and transient gesponse.


*If filter bandwidth is geduced the response time increase But reducing the bandwidth of the filler also reduces the

capture range of the PIL.

*The charge on filter capacitor gives short time memory to PU. Thus, even if signal becomes less than the noise for few cycles, the de voltage on capacitos continues to shift the frequency of voo till it Picks up signal orgain. This Produces high noise immunity and locking stability.

* Monolithic Phase locked loop:-

All the different building blocks of PLL are available as independent Ic packages and can be externally interconnected to make a PLL. However a number of manufacturers have introduced monolithic Plls too. Some of the important monolithic PLIS are SE NE 560, 561, 562, 564, 565 and 569 mainly differ in operating frequency hange, power supply Requirement, frequency and bondwidth adjustment ranges. Since 565 is the most commonly used pll.



Pin diagram.

10-pin metal can package the pin configuration and the block diagram are shown in fig.

The output of frequency of the voo can be newrittener

*The value of RT is blow 2ks to soks. The vco free running frequency is adjusted with RT & CT to be at the centre of the input frequency range.

*The phase locked loop is internally broken blue the VCO output and the phase comparator input.

*A short circuit blue pin 4 & 5 connects the VCO olp to the phase comparator so as to compare to with input signal fs.

to make a low pass filter with the integral resistance of 3.6ks.

characteristics!

Operating frequency sang: 0.001 H3 to 500 bH3
Operating voltage sange! £6v to ±12v

Input level: 10mv rms min. to 3vpp man.

Input impedance: 10ks typical

Output Sink Current: 1mA typical

Drift

Bardwidth adjustment starge: 2±1 to ±60%.

Triangular wave amplitude: 9.4 Vpp at ± 6v supply voltage square wave amplitude: 5.4 Vpp at ± 6v supply woltage

MODULE - IV D-A and A-D converters

Introduction:

Most of the physical quantities such as voltage, current, temperature, pressure and time etc. are available in analy form An analog signal is difficult to process, store or transmit without noise.

+ Hence for processing, transmission and storage purposes it is convenient to express in digital form. It gives better accuracy and neduces noise.

* The operation of any digital communication is based upon Analog to digital (AID) to digital to Analog (DIA)

* The ckt that perform analog to digital conversion is called Analog to Digital (AID) converter and circuit that performs digital to Analog (DIA) converter is called digital to Analog (DIA) converter.

-ADC - Analog to Digital conversion. DAC - Digital to Analog conversion.

Analog Antialiasing Analog Sample & Aralog Analog to signal Hold Ckt Digital Convertes Analog smoothing stairox Digital to Bigital Digital Signal Analog Signal Processor Discrete Olp signal filter Signal Converter Signal Processor Discrete digital.

-Application with AlD & DIA conversion

4 The analog signal obtained from the transducer is bandlimited by the antialiasing filler

Athe signal is then sampled at frequency mate more than twice the max freq. of bandlimited signal.


+ The sampled signal has to be held constant while Conversion is taking place in AlD converter . This nequires that ADC should be preceeded by sample

*The ADC output is a sequence in binary digit. The micro computer on digital signal processon Performs the numerical calculations of desired control

* The DIA converter is to convert the digital signal into analog and function of DAC is opposite to that of ADC. The DIA converter is operated at same freq as that of ADC.

* The output of A DIA converter is a staircase. This stair case like digital output is passed through smoothing filter to seduce the effect of quantization

Applications: - Digital Audio recording, and playback Computer, Music and Video synthesis, pulse code modulation transmission, data acquistion, digital multimeter, direct digital control, digital signal processing etc. microprocessor based instrumentation.



ochematic of DAC

the DAC (Digital to Analog converter) accepts an n-bit input word in binary form D-> di, di...dn
and combined with reference voltage VR to given an

analog output signal.

I the output of DAC can be either vollage or current.

I for voltage output DAC the DIA converter is mathematically described as.

Where Vo - output voltage

Vfs - full scale output voltage

k - scaling factor adjusted to unity

k - scaling factor adjusted to unity

di, d2 - dn - n-bit binary fractional word with

decimal point located at left.

decimal point located at left.

d1 - HSB [Host significant bit] with weight

of Vfs|2

dn - LSB [Least significant bit] with weight

of Vfs|2n.

* There are three basic DAC Techniques:

i Weighted Resister DAC.

ii, R-2R ladder DAC.

Mi Inverted R-2R ladder DAC.


In these techniques the shunt resistors are used to generate n-binary weighted currents. These currents vare added according to switch positions controlled by digital input and then converted into vollage such digital to Analog converters are called current

* Deighted Resistor DAC: Binary Weighted Resiston DAC


*This cht uses inverting summing amplifier with binary weighted sessister network. It has n-electronic switches did 1, d2, d3 --- dn controlled by binary


Athis switches are of single-pole-double throw (SPDT) type If binary (digital) input to particular switch is '1'. It connects the resistance to reference voltage (-VR) and if binary input is o? The switch connects the assistors to ground. (3) Switch - ON , I= VR/R Switch - off I =0. - * OP-Amp used as summing amplified Due to high input resistance of OP-Amp Summing current flows through P flows through Rr. The total [output] current given by: Io= I, + I,+ I, + In = \frac{\frac{1}{2}R}{3}R \dagger \frac{1}{2}R \dag Io = * [dis+dos+dos++--+dnon] output vollage Mollage across Roll given by No = - JoRf. Vo= - [T1+ T2+ T3+ - - + In] Rp = - VR. Rr [d, 2+d, 2+d, 2+d, 2-3+--+d, 2-7] for Rg=R i.e K=1 then Vo=-VR [dia++dia++dia++---+dnam] As negative oneference vollage used. 1 Vo= VR [dia+d22+d32+---+dn2]. Here the analog output vollage is proportional to Input digital word.

* the analog output voltage is positive staircase approximation for 3-bit weighted gesister DAC.



ii It is impracticable to fabricate large values of gresistor in Ic and voltage drop across large mesister due to bias current also affects the accuracy. For smaller Values of gresistors, loading effect will occur. iii) The finite resistance of switches disturbe the binary weighted relationship among various currents, particula -rly in most significant bit positions where the Current setting presistances are prequired. . The wide gange of gesistors agre grequired in binary * R-2R ladder DAC:weighted onesistor type DAC. This can be avoided by using R-2R ladder Type DAC Nohere only two values of necisitors are nequino . This is well ouited for Ic healization. The typical value of R granges from 9.5ks to 10ks. In this type, one-ference vollage is applied to one of switch position and other switch position is grounded. R-2R bodder DAC





$$\frac{3V_A}{2R} + \frac{V_A - V_B}{R} = 0$$

$$3V_A + 3V_A - 3V_B = 0$$

$$5V_A - 3V_B = 0 \Rightarrow 5V_A = 2V_B \Rightarrow V_B = \frac{5}{2}V_A$$

$$Apply \quad nodal \quad Analysis \quad at \quad node \quad B.$$

$$\frac{V_B}{3R} + \frac{V_B - V_A}{R} + \frac{V_B - V_C}{R} = 0$$

$$V_B + 3V_B - 3V_A + 3V_B - 2V_C$$

$$5\left[\frac{5}{2}\right]V_A - 3V_A = 2V_C$$

$$3SV_A - 4V_A = 4V_C \Rightarrow 3IV_A = 4V_C \Rightarrow V_C = \frac{21}{4}V_A$$

$$Apply \quad nodal \quad Analysis \quad at \quad node \quad C$$


$$V_C - V_B + V_C - \frac{1}{2}V_A + \frac{1}{2}V_C = 0$$

$$4V_C - 2V_B + V_C + V_R + V_C = 0$$

$$4V_C - 3V_B + V_R = 0$$

$$2IV_A - 5V_A + V_R = 0$$

$$16V_A + V_R = 0 \Rightarrow V_A = \frac{1}{16}V_A + \frac{1}{16}V_A +$$




2 VA + VA + VE + 2 VA - 2 VB = 0 5 VA - 2 VB + VR = 0 VR = 24-518 - 0 Apply nodal Analysis at node B VB-VA + VB-[-VR] + VB-VC =0 2 VB - 2 VA + VB + VR + 2 VB - 2 Vc = 0 5VB-2VA-24 +VR=0 -0 Apply nodal Analysis at node c VC B + VC = 0 2 Vc - VB = 0 => [Ve = = 1 VB] - (3) Sub. Ve in Egres 5 VB - 2 VA 7 (3) VB + VR = 0 12 NB -AVA-VB-5 VB - 2 VA - VB + VR = 0. AVB-2VA+VR=0-Sub. Eqn. 1, in Eqn 4. EXB 418-314+314-218-0 6 VB - 7 VA = 0 > VB = = 4.

Bub. VB in Eqn (1, VR = 2 VB - 5 VA VR = & [+] VA - 5 VA VR = 7 VA - 15 VA VR = -8 VA = > VA = -3 VR voltage gain of Inverting Amplifier A = Vo = - Kg. No = -Rg + VA. Vo= - 3 VR [: Rg=2R] Vo= 3 VR iii, Inverted R-2R Ladder: In weighted Resistor type DAC and R-2R baddertype DAC, current flowing in the nesistors changes as input data changes. The excess power dissipation causes heating causing and non-linearity in DAC * This problem can be avoided completely in

inverted R-2R bodder type DAC.

Scanned with CamScanner



A 3-bit Inverted ladder type DAC is shown in fig.

Where the position of MSB and LSB is interchanged.

Here each input binary word connects the corresponding switch either input to ground or to the inverting input terminal of the op-Amp which is also at virtual input terminal of the op-Amp which is also at virtual ground since both the terminals of switch di are at ground potential current flowing in the nesislances is ground potential current flowing in the position.

Constant and independent of switch position.

$$T_{1} = \frac{V_{R}}{\partial R}, T_{2} = \frac{V_{R}}{2R} = \frac{V_{R}}{4R}, T_{3} = \frac{V_{R}}{4R} = \frac{V_{R}}{8R}$$

$$T_{1} = T_{1} + T_{2} + T_{3}$$

$$T_{1} = d_{1} \frac{V_{R}}{2R} + d_{2} \frac{V_{R}}{4R} + d_{3} \frac{V_{R}}{8R}$$

$$T_{1} = \frac{V_{R}}{R} \left[d_{1} a^{-1} + d_{2} a^{-2} + d_{3} a^{-3} \right]$$

$$T_{1} = \frac{V_{R}}{R} \left[d_{1} a^{-1} + d_{2} a^{-2} + d_{3} a^{-3} \right]$$

$$V_{0} = V_{R} \cdot \frac{R_{0}}{R} \left[d_{1} a^{-1} + d_{2} a^{-2} + d_{3} a^{-3} \right]$$

$$V_{0} = V_{R} \cdot \frac{R_{0}}{R} \left[d_{1} a^{-1} + d_{2} a^{-2} + d_{3} a^{-3} \right] \left[\vdots R_{p} = R \right]$$

$$V_{0} = V_{R} \cdot \frac{R_{0}}{R} \left[d_{1} a^{-1} + d_{2} a^{-2} + d_{3} a^{-3} \right] \left[\vdots R_{p} = R \right]$$

In general

* The basic step of a 9-bit DAC is 10.3 mw. If 000000000 Represents ov, what hop output is produced if the input is 101101111?

The output vollage for input 101101111 is Vo=VR-R+ [d, 21+d, 22+d, 23+...+dn 27]

Vo = 10.3mv [1×28+0×27+1×26+1×25+0×24+1×23+ 1+2+1+2+1+20]


* calculate the values of the LSB, MSB and full scale output for an 8-bit DAC for the 0 to 10 v gange.


Sel LSB =
$$\frac{10^{\circ}}{3^{\circ}}$$
 = 39° NSB = $\frac{10}{2}$ = 5°

full scale output = full scale vollage - LSB = 10V - 39mV = 9.961V.

* A-D Converters:

The function of ADC (Analog to Digital converter) is just opposite to that of DAC. It accepts analog input vollage va and produces an output binary woord (D).





hesistive divider	plest possible AlD conversive technique the circ nelicork, & op-Amp co der [3-bit priority & t of hysteresis is buil- lem that might occur i	int consist of 8-line moders
EMILIA VOLTOGE US	show in the	
voltage is avail	of resistive divider netucable since all gresistors	are of equal valued.
the voltage leve	els available at the no	de are equally divided
blu reference 1	voltage and ground.	
	ckt is to compare t	
vollage va voi	th each of the node	2 voltages.
	age logic output x	
Na>Vd		va t
Va LVd.	X=0	y y
Va=Vd	parevious value	Va
Comparator	and its truth table	
Input vollage (va)	xx x6 x5 x4 x3 x2 x, x0	Y2 Y, Y0.
o to VRI8	00000001	0 0 0
VRIS to VRIA	00000010	0 0 1
VRIA to 3VRI8	00000100	010
3 rels to Vel2	00001999	0 1 1
VRI2 to SVRI8	0 0 0 1 1 1 1 1	100
5VH8 to 3VN4	00111111	101

Input voltage (Va)	X7 X6 X5 X4 X3 X2 X1 X0 42 4, 40
3 VR/4 to 7 VR/8	0111111110
Trele to VR	1111111111

Truth Table for flash type AlD converter.

*Advantages: -

*It has high speed as conversion take place simultaneously rather than sequentially. Typically conversion time is 100011 or less.

* Disadvantages :-

* The no. of comparators acquired doubles for each added bit.

Ez:- A 2-bit ADC nequires 3 comparators


3-bit ADC needs I comparator and 4-bit ADC needs 15 comparators.

- * The number of comparators nequired are on- 1 where n -> no. of bits.
- * larger the value of 'n' more complex is the priority
- * Counter type ADC :-

The ADC uses DAC for Analog to Digital conversion. The output of DAC is continuously compared with the Analog input which is to be converted into digital output.

Principle!-

the DAC's input code is adjusted until DAC's output comes within $\pm \left(\frac{1}{2}\right)$ LSB to analog input Va which is converted to binary digital form.



counter type ADC consists of binary counter, DAC, comparator and AND gate.

* operation :-

· Instially the counter is neset i.e its output is set to zero by applying a reset pulse.

The output of counter is given as digital input to DAC since input to DAC is zero its output Vp is

Jeho.

When analog input voltage va is applied to comparator it becomes greater than VD. The Analog output Vd of DAC is been compared with the analog input Va by the comparator.

· for VA >VP the output of comparator goes high.


for AND gate one input is clock pulses and another input is output of comparator Due to high output of comparator Due to high output of comparators. AND gate enabled and allows the transmission of clock pulses to counter.


* The counter starts counting these clock pulses According to number of clk pulses, the output of counter goes on increasing. This increases the output of DAC.

*for VALVD the output of comparator goes low and AND gate is disabled so the CIK pulses are not allowed to

pass through the AND gate.

* The Counting process of binary counter is stopped. The digital output of the binary counter is noted which represents the digital equivalent of analog input voltage x. thor new value of input analog voltage VA, the binary counter is cleared by applying a second reset pulse and all above steps are repeated to obtain the digital equivalent of all of the digital equivalent of th





* Disadvantages:-

*It is necessary to give enough time for DAC conversion and comparator to respond. There is limitation on alk frequency.


* the conversion time is not count. It increases with increase in input voltage. The conversion time is high at

high ilp vollage.

* Successive Approximation ADC :-

In this technique basic idea is to adjust stacks input Code such that its output is within ± 1 LSB of analog input vi to be AlD converted.

* The code that achieves this suppresents the desired Are output. This is very efficient code search strategy used to complete n-bit conversion in just n-clk periods. An 8-bit converter would require eight clack pulses to obtain a digital output.



Block Diagram

*The block diagram of successive approximation Alo converter consists of DAC, comparator and successive Approximation Register [SAR].

* The external clock input sets the internal timing parameters. The control signal start of conversion [soc] initiates an AID conversion process and end of conversion [Eoc] signal activated when the conversion is completed. * The SAR is used to find the required value of each bit by trial and error.

operation: -

. with the arrival of start of conversion [soc] command the SAR sets the MSB [d,=1] with all other bits to zero. so that trial code is 10000000

. The output Vd of DAC is now compared with Analog input Va. If Va>Vd [DAc] output then 10000000 is less than the correct digital representation.

I the MSB is left at '1' and next lower significant bit is made '1' and further tested.

Attousever if Va Z (DAC OPP) Val then 100000000 is greater than the correct digital representation so reset MSB to 'O' and go on to next lower significant bit. A this procedure is repeated for all subsequent bits, one at a time until all bit positions have been tested. A Whenever DAC output (Va) crosses Va, the comparation changes state and this can be taken as end of conversion [EOC] command.


correct digital Representation.

11010100

10000000:128 Vazva->0/p>0	at putput	successive approximation oregister output vd at different stage in conversion va>vd>olp>1	
	Vazvd-solp-so		
11100000=224	P		
11011000 = 216	0		
11010100=212	1		
11010101 = 214	0		

Successive Approximation conversion sequence for typical Analog input.

11010100 :21



DIA output voltage seen to become successively closer to actual Analog input voltage.

the DIA output voltage becomes Successively closento actual Analog input voltage It requires eight paichk pulses to establish the accurate output regardless of value of analog input.

· one analog

one additional clk pulse is used to load the output tregardless of value of analog input register and reinitialize the ckt).

. This is more versatile- and superior compared to all other ckts.

AD 7592-98 pin DIP CHOS package
12-bit AID converter using successive
Approximation technique.

one alk pulse is required for SAR to compare each bit An additional alk pulse gequired to reset the register prior to conversion.

the time for one analog to digital conversion must depend on both clk's persiod (I) and no of bits (n)

It is given by Te = T(n+1)

Where Te - conversion Time


T - clk period

n - no of bits

* Dual Slope ADC:

This is an indirect method for AID conversion where an Analog voltage and reference voltage are converted into time periods by an integrator and then measured by a counter.

* The speed of this conversion is slow but the accuracy is high.



+ the analog part of cut consists of high impedance buffer (A.). Precision integrator (As) and vollage comparet while digital part consists of binary counter, output latch [control logic] and neference voltage vp. operation !-

- · The converter first integrates the Analog input signal Va for a first duration of 2" clk periods. Then it integrales an integra internal neference voltage (VR) of opposite polarity until the integralor output is 300. · The number (N) of clock cycles required to return the integrator to Bego is prop. to value of Va averaged over the integration period.
 - · Before the soc command arrives, the switch sw, is connected to god and swz is closed Any affect vollage present in A. A. Comparator Loop after integration ouppears across the capacitor CAz till the threshold of the comparator is achieved.
 - . The Capacilor CAz provides automatic compensation for input-offset voltages of all the three amplifies
 - · When Swa opens, CAZ acts as memory elements to hold the voltage required to keep the offset nulled.
 - . At the arrival of soc command at t=t, the control logic opens sw. and connects sw. to va and enables the counter starting from Bero.
 - · The ckt used an n-stage sipple counter and therefore the counter reset to zero after counting or pulses.

* The analog voltage va is integrated for a fixed number of or counts of clk pulses after which counter resets to Bego. If the clk period is T the integration takes place for time Ti=anxT and output is negative going gramp.

withe counter reset itself to 3e90 at the end of internal To and switch swo, is connected to reference vollage (-VR). The output vollage vo have positive going

gamp.

* As long as vo is negative, output of comparator is positive and control logic allows the clk pulse to be counted

* But when vo becomes just 3000 at time t=ts the control logic issues an end of conversion [EOC] Command and no furthers alk pulses enter the counter.

. The reading of counter at t=to is proportional to analog ilp vollage

to-t2 = digital count (N) clk hale

for our integralor Dro= [-1 V[st]

output vollage vo will be equal to v, at instant to and given as

Valte-ti) = Ve (t3-t2)

Sub values of

(t_1-t_1) = 2" and (t_3-t_2) = N We get

Valan) = VR(N)

* DAC / ADC Specifications: -

Both D/A and A/D converters are available with with wide sange of specifications.

i, Resolution: -

It is defined as the ratio of a change in output voltage resulting for a change of 115B at the digital input.

Resolution Linvolte) = Vfs

for n-bit DAC

VIS - full Scale output vollage.

+The nesolution of an AlD converter is defined as Smallest change in analog input for one-bit change at the output

Ex: Ilp range of 8-bit Alo convertes is divided into 255 intervals.

Resolution for 100 input vol' garge.

 $R = \frac{10}{(38-1)} = \frac{10}{355} = 39-22 \text{ mV/LSB}$ * The resolution can be determined by no. of bits in input binary woord. 8-bit DAC: Resolution - 2" = 28 = 256. + from the resolution, obtain the input-output equation for DAC. Vo= . Resolution XD D. Decimal value of digital input. Vo - output vollage. . The linearity of AlD or DIA converter is an important * linearity:parameter for measure of accuracy. · In an ideal DAC, equal increment in digital input should produce equal increment in analog output and transfer curve should be linear. In actual DAC, output vollage doesn't fall on straight line due to gain and offset error. The linearity error measures the deviation of actual output from the ideal Straight line output and given by Els. The Error is usually expressed as fraction of LSB increment or = percentage of full scale voltage - &x · A good converter exhibiti & linearity error of less Botat & Boy E-deviation D. set size than [+1 lsB]

Scanned with CamScanner

000 001 010 011 100 101 110 111

* Accuracy: It gives the comparison of actual output (6) Vollage with the expected output It is expressed in percentage · Absolute accuracy is max deviation blue actual converter output and ideal Converter output.

· Relative accuracy is maximum deviation after gain and Offset errors have been gemoved. The accuracy of a converter is also specified in terms of LSB incrementations Percentage of full scale voltage.

* Monotonicity:-

A monotonic DAC is one vohose analog output increases for an increase in the digital input.

· A converter said to have good monotonicity if it does not miss any step backward when stepped through its entire gange by a counter.

. It a DAC has to be monotonic, the error should be less than ± 1/2 LSB at each output level.

* Conversion time:

It is time required for conversion of analog signal into its digital equivalent It is also called setting time It depends on response time of switches and output of the amplifier.

* settling time! -

It is the time nequired for the output to settle within a specified band + 1/2 15B of its final value for a given digital input i.e zero to full scale.

* stability :-

The performance of converter changes with temp, age and power supply variation. Hence all the nelevant parameters such as offset, gain, linearity error and monoton -ocity must be specified over full temp, and power supply variations.

Problems !-

1. An 8-bit DAC has an output vollage of 0-2.55v. Define its resolution in two ways.

tor given DAC n > no of bits = 8

is Resolution = 27 = 28 = 256 levels i.e Olp vollage can have 256 différent values including

300.

Vots-full scale output voltage

Vfs = 2-55V

ii, Resolution = Vofs = 2.55 = 10mv 27-1 28-1 ILSB

Thus an input charge of ILSB causes the olp to charge by lomv

* The digital input for 4-bit DAC is 0110 calculate its final output voltage.

for given DAC n=4

Vofs = 15V

Resolution = Vos = 15 = 1 V/15B

Vo = Resolution xD.

decimal of (0110), =6

Vo = IV LSB X6 = 6V.

* An 8-bit DAC has resolution of 20mv/LSB. find Vok and vo if input is (10000000)2

Resolution: Voss

 $30 \times 10^{3} = \frac{\text{Vofs}}{3^{8} - 1} = 5 \text{ Vofs} = 30 \times 10^{3} \times 25^{5}$

Nof = 501V

D = (10000000) = 128.

Vo = Resolution XD

Vo = 20×103×128 = 2.56V

+find out stepsize and analog output for 4-bit R-28 ladder DAC Lohen input is 1000 & 1111 Assume Vr=5V

for given DAC n=4. Vofs = +8V

Resolution = Vofs = $\frac{5}{3^2-1} = \frac{5}{3} + \frac{1}{3} \times |_{UB}$

Vo = Resolution XD.

for D = Decimal of (1000), = 8

Vo = 1 x8 = 2.67 V

for D = Decimal of (1111) = 15

10 = 1 × 15 = 5V.

* The basic step of 9-bit DAC is 10.3mv. It 00000000 Represents or what old produced if ilpi 101101111?

Olp vollage for input -> 101101111

Vo= 45 [di2+ d25+ -- + dnam]

No= 10.3mv (1+28+0×27+1×26+1×2+1×23+1×2+1×2+1×2) = 10.3 my (367)

= 3.481.

+ A dual slope ADC USES 16-bit counter & 4MH3 clocks gate the max. ilp vollage is +10v. The max integrator olp voltage should be -8v when the counter has cycled through or counts. The capacitor used in integration is 0.14 find the value of R of integrator

Time period (T) = t2-t,

tr-t, = 2 counts => tr-t, = 216 = 16.38 ms

for Integrator

RC = 20.47ms

R = 20:47ms = 204.7ks = 205ks

Lor va = +4.1991 digital number.


= 33825

Binary equivalent 1000/0000/00001.

MODULE-IV Vollage Regulators

A voltage negulator is a circuit that provides * Voltage Regulater: stable de voltage negasdless of changes in boad current. These are used for powering other electronic

· All the electronic devices grequires the dc supply that de supply can be provided by using batteries or cells this process is expensive. The solution for this process is Ac supply is converted into the Dc.



. There are two types of -transformer

+ Step up transformer [The output of setup transformer is more than the input voltage].

* Step down transformer [The output of set down transformer is less than the input vollages.

* Rectifier: Rectifier is used to convert Ac signal into pulsating De signal propulsating de

* filter: Removes or convert pulsating de to

pure de

· If any changes in the input signal than the changes occurs at the filter so to regulate that we use use one more block called voltage Regulator. at the vollage aegulator are classified into two typu.

· shunt voltage Regulator

· Segies voltage Regulator & Lineag.

* Switching Regulators

a series regulators use power transistor connected in series between un negulated de input and load The output voltage is controlled by using continuous voltage drop taking place across series pass transisted since transiston conducti in linear region these are called linear regulatore.

Linear regulators - fixed output voltage Variable output vollage


En: 18xx, 19xx, 793 Ic

Advantages: short circuit protection 1 -> high vollage current foldback Applications. current/boosting voltage

· switching negulators operate the power transistor as high frequency onloff switch so that power transists does not conduct current current continuously.


· power dissipation is substantial during the switching intervals conloted. This gives improved efficiency over series negulator.

voltage regulators are used for ON-CARD 4 Applications! negulation and Laboratory type power supplies. The switching type vollage negulations are used in pulse width modulation (PWD) push pull bridge and series type switch made supplies.



* Control circuit is shunt with load. The olp voltage is Sampled with using sampling ckt and compared with the ned. vollage. It they is any change in the olp vollage then the control ckt will shunt with additional current Isu and it makes the voltage drop across (Rs) increases.

* Shunt OP-Amp Regulaton:



* The excess load current is limited by the transistor (Q1) which acts as the control timelement and by pass the excess current to ground Hence stable on negulated de voltage generated

across load.

Negative - feedback configuration [op-Amp] Nt= V= V2 = R2 Vo R1+R2

* Seaks op-Amp gegulator;

A vollage gregulator is an electronic ckt that provide stable de vollage independent of load current, temperature and ac line voltage variation

*The gregulated power supply uses discrete components.


The ckt consists of four parts.

« Reference voltage ckt.

2, Error Amplifier

3, series pass Transistor

4, feedback Network.



the control circuit is comprised of the transistor and the op-Amp and output voltage is sampled by using voltage divides.

· It the output vollage (vo) increases then the output

of op Amp (Vo) decreases. The power transistor Q, is in series with the unnegulated ac vollage Vin and negulated output vollage Vin and negulated output

. Thus it absorbs the difference between these two vollage vo. voltages whenever any fluctuation in output voltage

* The transistor Q1 is also connected as an Emilter follower and provides sufficient current gain to drive the load.

* The output voltage is sampled by the Ri-Rz divider and feedback to (-) input terminal of OP-Amp

error amplifier. * This sampled vollage is compared with the reference vollage Voef. The output vo' of error amplifier drives the series transiston Q1.

By violated Ground concept V+=V-

$$V' = \frac{R_{2}}{R_{1} + R_{2}} V_{0} \qquad V' = V_{2}.$$

$$V_{0} = V_{2} \left[1 + \frac{R_{1}}{R_{2}} \right]$$

+It output vollage increases due to variation in load current, sampled voltage vo also increases. sampled This is in turn neduces the output voltage Vo of diff. amplifier due to 180° phase différence provided by the op-Amp amplifies.

* Vo is applied to base of transistor Q, which is used to as an emitter follower. so vo follows Vo' lier vo also greduces. Hence increase in vo is nullified. Similarly reduction in output voltage also gets regulated

Advantages: - Good efficiency.

Disadvantages: - short No short circuit protection.

* Ic voltage Regulators:

The advent of micro electronics it is possible to incorporate the complete ciacuit on a mondithic silicon chip. This gives low cost, high reliability, neduction in size and excellent performance. Examples of monolithic negulators are 78xx/79xx segies and 423 general purpose negulatore.

It is defined as the percentage change in the * Line negulation: output voltage 1091 a change in input vollage. It is usually expressed in millivolts

% line negulation = AVO x100

It is destined as the percentage change in output * load regulation !vollage for a change in load current and it is also expressed in millivolts.

% Load Regulation = VNL - VIL x 100

VDL- No load voltage


VII - full load vollage.

+ fixed voltage series Regulator:


78xx Beries are three terminal, positive fixed voltage negulators. There are seven output vollage option available such as 5,6,8, 12,15,18 and 24v. The last two numbers (xx) indicates the output

78 xx provides fixed output positive vollage negulator.

79xx Begies of fixed output, negative voltage regulator.




A capacitor ci (0.33 uf) is usually connected blu input terminal and ground to cancel the inductive effect due to long distribution leads. The output capacitor Co(1217) improves the transient gresponse.




* Adjustable vollage The vagiable output

fixed three terminal



Regulator:Regulator:Vollage achieved by using
Vollage achieved by using negulator, with the grd terminal

floating. output voltage: No= VR+VPOT = VR + (IQ+IR,) R2 = VR + 2QR2 + VR R2 Vo = [1+ R2] VR + R2 IQ.



by choosing R2 small The effect of IR is minimized enough to minimize term PaR2. The minimum vollage is Irom the negulator. value of fixed voltage available


1. Vo: - The pregulated output vollage is fixed at a value as specified by the manufacturer there are a number of madels available for different output voltage ex: 78xx series has output vollage at 5,6,8 etc. 2- |Vin| > |Vol + 2 volts: The ungregulated input vollage must be atleast av mogre than the gregulated output vollage En: Vo=5v -then Vin= -tv

3. To (max): - The load current may vary from o to rated maximum output current. The Ic is usually provided with a heat sink, otherwise it may not provide the grated maximum output current.

A. Thermal shutdown: - The Ic has a temperature Bensor (built-in) which turns off the Ic when it becomes too hot lusually 125°c to 150°c). The output current will drop and remains there until the Ic has cooled significantly.

* TC 723 General Purpose Regulator: The three terminal regulators have the following

i, No short circuit protection in, output voltage [Positive or Negative]. * These limitations are overcomed in 423 general Purpose gregulator, which can be adjusted over wide gange of both positive and negative oregulated voltage.



*It has two separate sections. The Zener diode, constant Current source and reference amplifier produces fixed voltage of about IV out terminal valef. The constant current source forces the Bener to operate at fixed point such that Benea outputs fixed voltage.


* The other section of Ic consists of an error amplifier, a series pass transistor Q, and current limit


transistor Q2.

* The Error amplifier compares a sample of output voltage applied at investing input terminal to reference voltage Vref applied at the non-Invertig


Athe Error signal controls the conduction of Q, These two sections are not integnally connected but the various points are brought out on the Ic package. 123 Regulated Ic is available in 14-pin dual-in line package and 10 pin metal can.

. It is the series voltage regulator provides tre Features: and -ve · vollage · It provides current upto 150 ma [without





Scanned with CamScanner



A The input stepdown transformer is bulky and the most expensive component of the linear regulated power supply mainly because of low line freq. (50113)

· Because of the low line frequency, large values of little capacitors are grequired to decrease the gipple , The

efficiency of Beries Regulator is usually very low.

* The switching regulator also called switched made Regulator operate in a significantly different way.

* In series regulator the pass transistor is operated in linear region to provide a vollage drop across it.

& In switching mode regulator the pass transictor is used as a controlled switch and is operated

at either cutoff or saturated state.

* switched mode regulators rely on pulse width modulation to control the average level value of the output

* the bridge nectifier and capacitor filter are connected directly to the ac line to give ungegulated de inpu * The theomistor Ry limits the high initial capacitor charge current. The reference voltage regulator

* The current drawn from Vref is usually that (NIOMA) so the power loss in the series pass regulator does not effect the overall efficiency of the switched mode power supply.

* Transistor Q, & Q_ are alternately switched off and on at 20kH3: These transistors are either fully on or cutoff. so they dissipate very little power.

*These toansistors drive the primary of the main transform The secondary is centre-tapped and full wave nectification

is achieved by diodes D, and D.

* This unidirectional square wave is next filleded

through a two stage LC filter to produce

output voltage Vo.

MODULE - V

CMOS LOGIC AND DIGITAL CIRCUITS

*Introduction:-

Now-a-days digital Ic's are most commonly used in the modern digital systems. with the wide spread use of Ic's it becomes necessary to know and understand the electrical characteristics of the most commonly Ic logic families such as CMOS, bipolar, TTL and ECL. These logic families differ in the major components that they use in their circuitry. Bipolar use diode whereas TIL and Ecl use bipolar transistors as their major circuit element. The MOS and CMOS use unipolar MOSFET transistors as their principle component. Because of the use of different Principle component their electrical behaviour are different.

The basic building blocks in CMOS logic circuits are * CMOS Logic: Mos transistors. CMOS means complementary Metal oxíde Seri conductor

* CMOS logic level:

The CHOS Logic level 1000 CHOS circuit may interpret any voltage in the gange 0-1.5 v as a logico and in the gange 3.5v-5.0v as a logic 1 as shown in figure. The vollage in between 1.5 v to 3.8 v are not expected to occur except during signal transistions and if

Logic 1 [High] 3.5V undefined logic level Logic o [low].

they occur, the circuit may interpret them as either o to 1

* Mos Transistor :-

Controlled resistance A Mos transister is a three terminal device that acts like a voltage controlled resistance. An input voltage applied to one terminal controls the resistance between the remaining two derninals. In cros logic circuits, Mos transistr is operated so that its resistance is always either very high or very low. There are two types of Mos transistors. They are 1. NHOS [n-channel]

Mos transistor as voltage

2. PMOS [P-channel].

* NM05 :-

NMOS transistor the voltage from gate to source is normally gate Dego or positive. If vgs = 0 then the gresistance from drain to source Ras is very high. It is of order of few Mega ohms. It vgs is enough positive then Rds is very low. It is between 0-10 ohms

Note:	TA	0,	output
And	0	off	000
	1	ON	1 -10

*PM05:-In PMOS transistor vgs is normally 3ero or negative. If vgs is 3ero, Gate then the Ras is very high and vgs is enough negative. Bource


output Note :-0, ON 0 055 0 *CHOS NOND Gate: * Basic CMOS inverter :-Basic CHOS is also called as CHOS invester. The CHOS CM05 = PM05 + NM05 is combination of PMOS and NMOS. VDD D pull up Network [PMOS] PM05 QI output 3 Vin olp. D pull down Network NHOS [NMOS] 02 3 VOD PHOS Vip= 0 output 0, Q, Vin NHOS af.f off 0 ON Vin=1 0/p=0 Vin=0 olp=1 0 off ON a NOT gate. acts as inverter CMOS basic output output A 0 NoT gate 0

	MANDIAND [MULTIPLICATION]	MORTOR.
PMos	Parallel	Series
NHOS	Series	parallel.

* CMOS NAND Gate :-

and Q2 connected in parallel and Two N-channel MOSFETS, Q, and Q4 connected in series for two input NAND gate.

General NAND Gate: -Symbol symbol.




7 ruth Table!
A B output

0 0 1


1 0 1

1 0 1


the equivalent switching circuit when both inputs are low. Here are gates of both p-channel MosfET are negative with gespect to p-channel their source. Since the sources are connected to +VDD.



Thus Q, and Q, are both on since the gate to the Source voltage of Q, and Q, are both ov. those Hosfer are off. The output is therefore connected to tVpp (High) through Q, and Q, and is disconnected from ground and similarly and Q, and is disconnected from ground and similarly



VG3 = VG4 = OV.





†	116
5	, , ,
	BETVOD 1 PQ4
	A= B= + VDD
1	VGS, = VGS2 = OV
~	953 = V954 = +VDD


A B Q_1 Q_2 Q_3 Q_4 output O O ON ON OFF OFF I O O OFF ON ON OFF I I O OFF ON ON ON O						and the same of th	
O OUT ON ON OFF I	A	В	0,	Q2	03	Q ₄	output
1 0 oft on on oft	0	0	ON	ON	off	off	1
1 40 40 10 10 10 10 9	0	1	ON	off	oft	ON	3 1
1 off off on on o	1	0		01	01	off	91 8
	1	401	off	011	ON	ON	0

VG52= VG53= OV


Truth table for CMOS 2- input NAND gate









CMOS NOR Gate







* Truth Table !-

A	В	۹,	Q2	Q3	Q ₄	output
0	0					,
0	1	ON	off	off	ON	0
1	0			100 100 200	A CONTRACTOR OF THE PARTY OF TH	0
1	1	off	off	ON	ON	0


* CMOS OR Gate !-

A Do output


Truth Table

A	B	output
0	0	0
0	1	1
1	0	1
1	1	

Of NOR gate or OR gate.




* Function To	ble - 2-	Input An	JD. OR I	rest	gate	N. F. C.	No brilling
A B C	0 8,	R, R3	Q4 Q5	106	0,	QB	output(2)
0 0 0	o oft	on off	on ott	ON	off	ON	16
0 0 0	1 off	ON OFF	on off	ON	ON	off	1
0 0 1	0 041	ON Off	ON OF	oft	off	ON	dia
0 0 1	1 04	f on of	t on on	off	ON	off	0
0 1 0	0 04	F ON 01	n ott ott	ON	off	ON	1
0 1 0	1 04	et on o	n off of	FON	ON	off	1
0 1 1	0 0	tt on o	N oft of	041	off	ON	1
0 1	1 1 0	tt on c	on off o	N Of	FON	off	0
1 0	0 0	ON Off	off on o	ff on	off	ON	1
1 0	0 1	on off	off on o	ff on	ON	off	1
1 0	1 0	on Off	off on c	N of	f off	ON	1 3
1 0	1 1	on off	off ON	N Of	t or	off	0
1 1	0 0	ON off	on off	off o	N Of	t on	0
1 1	0 1	on off	ON Off	Off OI	J ON	off	0
1 1	1 0	on off	on off	ON 0.	ff of	f on	0
1 1	1	on of	t on off	ON O	ff or	off off	0



Ä	В	c	D	Q,	0,	Q3	Q4	Q5	Q6	1 0,	1 28	output /
0	0	0	0	off	ON	off	ON	off	ON	off	ON	1
0	0	0	1	ott	13-10-10	1 3 9			100000	S S S WY	OFF	
0	0	1	0	off	ON	off	on	ON	off	off	ON	100
0	0	1	1	off	ON	off	ON	ON	off	ON	off	1134
0	1	0	0	off	ON	ON	off	off	ON	off	W	Pol Last
0	1	0	1	off	ON	ON	Off	off	ON	The Real	off	10 18 08
0	1	1	0	off	ON	ON	off	ON	off	off	0N	0
0	1	١	1	off	ON	ON	off	ON	oft	ON	off	0
1	0	0	0	ON	ott	off	ON	off	ON	off	ON	
1	0	0	1	ON	Off	off	en	off	ON	ON	off	
1	0	1	0							off		0
1	0	1								ON		0
1	1				_					ott		
+	1	0	1	ON	off	ON	220			0++	ON	1
1	1	1	0	ON	Off	21)	Ott	off	ON	DN	off	0
						ON	ott	ON	off	off	ON	0
	1	1	1	ON	off	ON	Off	ON	ott	THE RESERVE OF THE PERSON NAMED IN	oft	0

Junction Table 2-Input OR-AND Invert gate




A	В	C	0,	۹,	Q3 Q4 QT Q6 output
0	0	0	off	011	off on off on 1
0.	0	1	ott	0,14	ON OFF OFF ON
0	,	0	onl	ott	OFF ON OFF ON 1
0	1	1	ON	off	ON off off ON O
1	0	0	ott	ON	off on on off o
1	0	1	off	ON	off on on off o
١	1	0	ON	off	oft on on oth c
1	1	1	ON	off	ON off ON off


- Function Table of f= (A+(Bc)

* Combinational circuits using TTL 74xx 1cs:- 1


- · study of Logic gates using 74xx1cs:-
- · Basic gates are AND, OR, NOT.
- · Universal gates are NAND, NOR.


The basic gates and universal gates are studied by using Ic 74xx.







· MOT gate by using IC 7404.











3-input NAND Gate:




IC 7410

4-2 nput NAND gate




IC 7420

8-input NAND gate.




IC7430




Ic	Number	Specification
S THE PERSON NAMED IN	c 7400	NAND Gate [2-input]
I	7402	NOR Gate (2-input)
1	7404	NOT Gate
To	7408	AND Gate [s-input]
	7410	NAND Gate [3-input]
	7420	NAND Gate [4-input]
1	7432	or gate (2=input)
	7486	x or Gate [2-input]
The second secon		

* Four - Bit Parallel Adder: -



Block Diagram.



* A basic A-bit parallel adder is implemented with four fulladder stages. The carry output of each adder is connected to to the carry input of the next higher-order adder. These are called internal carries.


A4 -	District to	~	16	- B4
83	2		12	-34
A3 -	STATE OF THE PARTY		14	- Cino
83 -	100	7483	13	- Couto
Vcc -	5		12	- GND
82-	6		1)	-B,
B2 -	7			- A,
A	8		9	一3,
0:- 1				

Pin diagram of IC7483

Cn-1	An	Bn	Sum(sn)	cn.
0	0	0	.0	0
0	0	1	1	0
0	1	0	1	0
0	,	1	0	1
1	0	0	1	0
1	0	1	0	1
1	+	0	0	1
		1	1	1

Truth Table for each stage of a 4-bit parallel adder.

* 8-bit parallel adder using two Ic7483




cascading of two IC 74835

The 4-bit parallel adder can be expanded to handle the addition of two 8-bit numbers by using two 4-bit adders. The carry input of the low order adder (Co) is connected to ground because there is no carry into the least

significant bit position, and the carry output of the loworder adder is connected to the carry input of the highorder adder. This process is known as cascading.

* 4-Bit Comparator: - [Ic 7485]

Je 7485 is a 4-bit comparator. It can be used



Pin diagram IC7485

logic Diagram of 3c7485

4									9			_
1	1	Inputs							outputs			
,	A3	A)	A	Ao	Ba	B ₂	В,	Bo.	ALB	A=B	A>B	+
	0	0	0	0	0	0	0	0	0	1	0	
	0	0	0	0	0	0	0	1	1	0	0	
	0	0	0	0	0	0	1	. 0	1	0	0	
	0	0	0	0	0	0	1	V	1	0	0	1
	0	0	0	0	0	1	0	0	1	0	0	
	0	0	0	0	0	1	0	1	1	0	0	
	6	0	0	0	0	1	1	0	,	0	0	
	0	0	0	0	0	1	1	1	1	0	0	
	0	0	0	0	1	0	0	0	1	0	0	191
	0	0	0	0	1	0	0	1	13	0	0	5.
76	0	0	0	0	1	0	1	0	1	0	0	1)>



	inputs				D. Francisco		
		В,	Bo	1	B A=B	A>B	
0	0	0	0	0	1	O	
0	0	0	1	1	0	0	
0	0	1	0	1	0	0	
0	0	1	1	1	0	0	
0	1	0	0	0	0		
0	1	0	1	0	1	0	
0	1	1	0	1	0	0	
0	1	1	1	19	0	0	
1	0	0	0	0	10	.1	
1	0	0	1	0	0	1 1,	
1	0	1	0	0	1	0	
1	0	1	1	1	0	0	
1	1	0	0	0	0		
1	1	0	17	0	0		
1	1	1	0	0	0		
1	,		1 1	0	1	0	
25ign 15B 10put A A6 A5 1 A, A,	A4 B	B 3 B2	B5 B4		TOPULA A3 A2 A1 A0 A3 A2 A1 A0 A3 A2 A1 A0	13B 13B 10 H 8 B 10 H 8	1 +8

1	
t.	1
1	0
-	_

-		2 T - 1		0010	dina T	output				
	Comparin	g Input	0 0	cascading Input						
	A3 B3	A, B,	A, B,	Ao Bo	A>B	ALB	A=B	A>6	ALB	A=B
	A3 > B3	*	×	*	*	*	*	1	0	0
	A3 L B3	×	*	*	*	*	*	0	1	9
	A3 = B3	A2>B2	*	×	*	×	×	1	0	0
	A3 = B3	A2 LB2	*	*	*	×	*	0	1	0
	A3 = B3	A2=82	A,>B,	*	X	×	*	1	0	0
	A3 = B3	A2=B2	A, LB,	X	×	*	*	0	١	0
	A3 = B3	A2= B2	A = B,	A0>B0	×	*	*	1	0	0
	A3 = B3	A2=B2	A,=B,	AoLBo	*	*	*	0	1	0
	A3 = B3	A,=82	A1= B1	A0=80	1	0	0	1	0	0
	A3: B3	A2 = B2	A1= B1	A0 = B0	0	1	0	0	1	0
	A3: B3	A_=B_2	A1 = B1	-Ao = Bo	0	0	1	0	0	(
	A3 = B3	A2=B2	A1=B1	Ao = Bo	×	×	1	0	0	1
	A3 = B3 A3 = B3	A ₂ =B ₂	A1=B1	A0=80	1	1	0	0	0	0
	3 05	$A_2 = B_2$	A1= B1	A0= B0	0	0	0	1		0

* Decoder: -

A decoder is a multiple input, multiple output logic ckt which converts coded inputs into coded outputs.

The input code generally has a fewer bits than the olp code le n inputs or outputs.

It is one-to-one mapping circuit the general structure of the decoder is:





Fig: General structure of Decoder.

*3×8 Decoder using Ic 74138



The 74×138 is commercially available 3-to-8 decodel. It accepts three binary inputs (A,B,C) and when enabled, provides eight individual active low olp's (40-1/2).

			V.
#7	ruth	Tab	le! -

-					-	Special Control of the Control of th
	INP	UT			1100	OUTPOIS
E,	€,	Es	Ae	A,	A,	7. 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9,
1	*	×	×	×	×	
×	1	×	*	×	×	, , , , , , , ,
×	×	0	*	×	×	
0	0	1	0	0	0	0 1 1 1 1 1
	0		0	0	1	10111
0		The Ca	0	1	0	1 1 0 1 1 1 1 1
0	0		0	١	1	1 1 0 1 1 1 1
0	0		,	0.	0	1, 1, 1, 0, 1, 1,
0	0		Gleen	0	1	1,,,,,,,,
0			,	,	(, , , , , , , , , , , , ,
0	0	1				11.110
0	() 1				

Full Adder voing IC 74138

70

71

3:8

72


0:0:5 (3,50)

* Implementation of Multiple functions. f, (a,b,c,d) = Zm(2,4,10,11,12,13)

f, (a, b, c, d) = Em (4, 5, 10, 11, 13)

f3 (a, b, c, d) = Em (1, 2, 3, 10, 11)

The realization of set of functions with a 74154 decoder



* Dual 2x4 Decoder (IC 74139)

Eat		16 VCC
Aoa 2		I Ep
Ara 3.	5000	14 Aob
Q00 4	Ic	13 A1b
Q10 5		12 Qob
0,06	74139	III QID
Q30 7		10 0,6
4ND 8		9 0,
		1 36


1 2	nput	1	+ 1	
9	Bel	ect		outputs
466	В	A		Yo Y, Y2 Y3
H	×	×		+ + + +
1	1	L		L ++ ++ ++
1	2	H		+ L + + H
L	+1	L		HHIH
1	++	Н		+ + + + 4
STATE OF THE PARTY			LIG.	Harris Harris Control of the Control




· Pin diagram

*BCD - to - 7 - segment Decoder [Ic 7447]

In most partical applications, seven segment display are used to give a visual indication of the output states of digital Ics such as decade counter, latches etc.





* Truth Table! -

Bo	-D	Inp	outs 1	outp	ut la	ogic l	evels	from	744	767	segment	Decimal No. Display
D	2	В	A	a	b	-	d	e	7	9		
0	0	0	0	0	0	0	0	0	0	i		0
0	0	0	-1	1	0	0	1	1	1	1	17 ad	1
0	0	1	0	0	0	1	0	0	1	0		2
0	0	1	1	0	0	0	0	1	li	0		3
0	1	0	0	1	0	0	1	1	0	0		4
0	1,	0	1,	0	1	0	0	1	0	0		5
0	1	1	0	1	1	0	0	0	0	0	6	
0	1	1	1	0	0	0	1	1	1		1	
1	0	0	0	0	0	0	0	0	0	0	8	
	0	0	1	10	0	0	1	1	0	0	9	

* Encoder: - An encoder is a digital ckt that performs the inverse operation of a decoder. An encoder has of i/p lines and n o/p lines.

*Ic 74147 is for Decimal to BCD Encoder. It has nine ilp lines and four olp lines Both ilp and olp lines are asserted active low. It is important note that there is no ilp lines for decimal zero when this condition occurs, all OIP lines are 1. VCC (16) HPR1/BCD D5 2 Ao 13 06 Da 14 Az IC74147 13 D3 12 02 A2 6 11 0, 08 10 09 GARA, 7 10 09 9 A0 GND [8 8 GND pin diagram logic diagram Inputs oulpul Decimal Value DICIBIA 3 4 5 6 0 0 0 3 0 X 0 X X X X 0 X X X X X X 0 X

Multiplexer is a digital switch. It allows digital information from several sources to be grouted onto a single output line.





fig: Analog selector switch The basic Multiplexer has several data ilp lines and single Olp line. The Selection of a particular ilp line is controlled

by a set of selection lines.

Normally there are or ilp lines and n selection lines whose bit combinations determine which ilp is selected. Therefore multiplexer is "many to one".




Truth Table!

18,1	30	M
0	0	Do
0	1	D,
1	0	0,
1	1	D ₃

logic symbol. * 8×1 Multiplexes using IC74151

D ₃ 1 1 0 ₂ 2		16 VCC
0, 3	IC74151	14 P5 13 P6
YE		12 07
E		10 8,
ND [8]		1007

Enable	select ilps	output
E	3, 8, 80	У
0	× × ×	0
1	000	Do
1	001	PI
,	010	02
1	011	03
1	100	D ₄
1	101	DS
1	110	06
	111	D7.




* Demultiplexer : -



The Demultiplexer is a ckt that receives information on a single line and transmits this information on one of the 2nd possible olp lines.


The selection of specific of line is controlled by the value of n selection lines.



9,	92	D	c	B	A	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
0	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
0	0	1	1	1	o	0	0	0	0	0	0	0	0	0	0	0	Ö	0	0	1	0
0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	D	0	0	0	
0	1	×	X	X	×	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	X	X	X	X	1	1,	1	1	1	1	. 1	1	1	1	1	1	1	1	1	1
1	1	×	X	X	X	I	1	1	1	1	1	1	1	1	11	1.	1	1	1	1	1

* Sequential Circuits:

The sequential circuit contains set of Input and output. The output of sequential circuit depends not only on the combination of present input but also on previous state. It contains combination ckts along with memory storage elements.





*flipflop:-

A flip flop is a basic memory element used to store only one bit of information.


* latch: - A basic flipflop circuit without any clock pulse is called latch.

flipflop is a 1 bit memory cell which can be used for Storing the digital data. To increase the Storage capacity interms of number of bits, we have to use a group of flipflop such a group of flipflop is known as a Register





logic diagram.



logic symbol.

state table

Present state	Input	Next State
R	D	Q(+1)
0	100	0
01	1 1	1 1 15 3
	0	0
	1	1

DES DER 3 R Q 101 011 11 No chay


* D flipflop LIC 7474]

D-flipflop one	CLK 3 PR 4	IC 7474	14 VCC 13 UR 000 doly
1	Gnd 7		9 Q J. O

Truth Table.

PRURUKD Q 6	7
THE RESIDENCE OF THE PARTY OF T	2
LHXXHL	
HLXXLI	4
LLXXH	Н
HHAHH	L
HHALL	H
HHLX Q	90


CR-clears the olp to one dual functionality




*IC 7473 [JK Master slave flip flop].

The master slave flip flop eliminates all the timing problems. The one flip flop acts as a Master ckt while the other acts as slave.

The TTL 741573 is a Dual JK flip flop IC, which contains two individual JK type bistable's within a single chip enabling single or master-slave toggle flip-flops to be made.






Pin diagram


* Shif Register:


The movement of the bits or data

- · classification based on the direction of data movement
 - 1. Shift left Register
- 2. Shift right Register
- · classification based on the mode of input and output
 - 1. 3150 [serial in serial out shift Register]
 - 2. SIPO [Serial in parallel out shift Register]
 - 3. PISO [parallel in serial out shift Register]
 - 4. PIPO [parallel in parallel out Shift Register]
 - 5. Universal Shift Register.
- * Shift left Register:

Generally D-flipflop is used for the operation of Shift Register.










*SIPO [serial In parallel out shift Register]

Parallel out means at a time output should be obtained.








Made control		Register
51	50	Register Type
0	0	-11010
0	1	shift to gight
1	0	shift to left
1	1	parallel Mode.

* 4-bit Asynchronous Binary Counter [IC 7493]



Intural Diagram

	Dutpu				
count	- QA	QB	Q_	20	
0	0	0	0	0	
	0	0	0	1	
2	0	0	1	0	
3	0	0	1	1	
4	0	1	0	0	
5	0	1	0	1	
6	0	1	1	0	
1	0	1	1	1	
8	1	0	0	0	
9	1	0	0	1	
10	1	0	1	0	
11	1	0	1	1	
12	1	1	0	D	
13	1	1	0	1	
14	1 1 2 2 2	1	1	0	

Reset	Inputs	output				
Ro		QA	98	Qc	Q D	
1	1	0	0	0	0	
0	*	count				
×	0	count				

Reset / count functional Table.